DAC AD1862: Almost THT, I2S input, NOS, R-2R

Jump to Latest
#4,061
ernesternest said:
What I am going to do, is: start with one psu2, both set to +-5V. Later then switch back to +-5V and +-12V and add a separate+5V for digital part of AD1865 and I will see, if the effort is pays. Cheers
Click to expand...
Then you cqn try pure Jfet with op1678... seems a good candidate. However a dual. Will be ok with Vunce adaptator without dil8 wocket , solder caps leads surplus direct on the adaptator.
 
#4,065
miro1360 said:
I/V opamps can be powered separately. Don't install J10, J11, J12 and J13. Use these pins for the +-12V PSU:

(+-5V still be needed for the AD1865)
Click to expand...
I think there is another cheaper solution

1502904444_ScreenShot2022-06-10at02_21_30.png.ebd86d44ef0ead0fccc2404d76886dbb.png

Screen Shot 2022-06-10 at 02.38.02.jpg

Don't install J1 and J2. Use these pins for the +-5V PSU

Below the connector where it says VA becomes + 12 / -12V

Capacitors C27, C28, C32, C33 change to be 100uF / 16V
 
  • Like
Reactions: skrstic, ernesternest and miro1360
#4,067
miro1360 said:
For the best sound experience avoid direct I2S output from the rpi. Instead use the rpi USB and connect here a high quality USB-I2S device with clean clock (like jlsounds or another xmos based ... I think even the cheap PCM2706 with rpi USB will sound better as direct I2S from the rpi) 😉 ... someone in this thread tried it ...
In the future I can create 40 pins version also for RPI, but it will be the stop-clock 🙂
Click to expand...
great. 😀
 
Last edited:
#4,068
Recap:
v1. - 1 PSU board (+5, 0, -5 and +12, 0, -12)
v2. - 1 PSU board (+5, 0, -5 and +12, 0, -12) + 1 PSU board (+5, 0)

miro1360 please confirm.
 

Attachments

  • AD1865_PCB_PartsView (5-12).jpg
    AD1865_PCB_PartsView (5-12).jpg
    217.8 KB · Views: 165
  • AD1865_PCB_PartsView (5-5-12).jpg
    AD1865_PCB_PartsView (5-5-12).jpg
    219.4 KB · Views: 147
Last edited:
  • Like
Reactions: miro1360
#4,069
EUVL said:
Yes, so you have a jittery and not synchronised souce, and you clean it up with cmplicated software / firmware / hardware.
Is that a good solution ? Are there no better solutions ?
Click to expand...
Well implemented USB-I2S bridges have separate clock domains for source and DAC. So I2S timings are generated from the same MCK which DAC uses. If the USB-I2S bridge operates with asynchronous (or adaptive) UAC source jitter should have no impact.
 
  • Like
Reactions: miro1360
You must log in or register to reply here.
Top Bottom