Revisiting some "old" ideas from 1970's - IPS, OPS

Attachments

  • index.jpg
    index.jpg
    8.1 KB · Views: 644
  • images.jpg
    images.jpg
    7.8 KB · Views: 626
VirtualZero trans-impedance stage

Natural evolution of the latest developments - fully symmetric TIS, based on my AmpliWire basic topology.
Combination of decent speed and high linearity. No lag compensation required. Nested feedback is recommended (as shown) when used with NS-OPS.
 

Attachments

  • 01-VirtualZero-VFA-no-values.jpg
    01-VirtualZero-VFA-no-values.jpg
    182.1 KB · Views: 778
Natural evolution of the latest developments - fully symmetric TIS, based on my AmpliWire basic topology.
Combination of decent speed and high linearity. No lag compensation required. Nested feedback is recommended (as shown) when used with NS-OPS.

Another possible improvement is to hang this TIS off the LTP configuration used in Edmond Stewart's SuperTis. Get the added advantage of CMCL effect.

Super TIS
 
VirtualZero trans-impedance stage - jFET input option

Natural evolution of the latest developments - fully symmetric TIS, based on my AmpliWire basic topology.
Combination of decent speed and high linearity. No lag compensation required. Nested feedback is recommended (as shown) when used with NS-OPS.

Continuing with this rather novel front-end approach, there's an option for those who likes jFETs at the input now. Both BJT (post #684) and jFET (attached here) input topology options will be available on the same PCB. We will try to compare their sonic nuances as soon as we have a chance.
 

Attachments

  • 01-VirtualZero-VFA-02-jFET.jpg
    01-VirtualZero-VFA-02-jFET.jpg
    222.4 KB · Views: 613
What are the benefits, if any, of using JFET over BJT?

Hi Terry,

Talking particularly about using jFETs in the input stage, they are showing the following properties:
- much higher input impedance, than BJTs. Virtually no input current within the audio bandwidth. Very high DC stability (low offset drift).
- low noise, which is always a plus in the input stage.
- much higher temperature stability than with BJTs - low dependency of the drain current on the temperature - adding to low offset drift.
- lower gain - can be used without source degeneration. In some other cases it may be a minus, but in our case that's what we want here - moderate gain with high linearity.
- reverse bias - easy to bias in symmetric complementary designs (single resistor sets the bias for both complementary LTPs).

So, in overall, jFETs at the input allow highly stable, low noise, moderate gain stage, with rather simple, small part count topology.

It would be very interesting to see if there will be some noticeable sonic difference between the options with BJTs and jFETs at the input, having the rest of the setup exactly the same.
 
Last edited: