In Japan? I find that almost impossible to believe.It's difficult to get XC6SLX9TGQ144 here
Sorry that I found XC6SLX9TGQ144.
I also want to know NB3N502DG and NB3N502DR2G both same as NB3N502?
I also want to know NB3N502DG and NB3N502DR2G both same as NB3N502?
Hi tamra,
Have you read the document attached to the first post called: Clock Board Notes
It talks about parts values, among other things.
Regarding TP2, TP usually stands for "Test Point." Will have to take a look again at what that test point was for.
Have you read the document attached to the first post called: Clock Board Notes
It talks about parts values, among other things.
Regarding TP2, TP usually stands for "Test Point." Will have to take a look again at what that test point was for.
Same chip different packaging.I also want to know NB3N502DG and NB3N502DR2G both same as NB3N502?
I believe that was to leave some holes for a pin header or a stiff wire loop as a place where a scope probe ground lead could conveniently be connected.Regarding TP2, TP usually stands for "Test Point."
Noticed this bit of promotional work from Topping for their now D90 III Discrete dac.
Interesting qualification they make about jitter measurement according the jitter test commonly used by current "measurement websites." Its J-Test if anyone doesn't already know.
Suggests to me at least, they know about noise skirts and possibly about other phase and amplitude measurement methods.
They also appear to choose far-out phase noise (type of jitter) to use as their spec'ed performance number.
Interesting qualification they make about jitter measurement according the jitter test commonly used by current "measurement websites." Its J-Test if anyone doesn't already know.
Suggests to me at least, they know about noise skirts and possibly about other phase and amplitude measurement methods.
They also appear to choose far-out phase noise (type of jitter) to use as their spec'ed performance number.
Hi Mark,
not sure how to interpret this graph without knowing the FS this FFT was made and FFT length. So knowing the bin width of the FFT?
not sure how to interpret this graph without knowing the FS this FFT was made and FFT length. So knowing the bin width of the FFT?
No details about the FFT settings were given. Its from Topping marketing stuff at: https://apos.audio/products/topping...JmEw-PWUXldahqDy-ZKFRiuAZ1KnVrong6hG27QiTHtoI
Last edited:
@everybody
Somebody has a leftover DAC Clock Board?
@mark
Could I use NDK SDA 22,xxx & 24,xxx clocks with the board, because the Amanero Combo768 uses these frequencies?
Somebody has a leftover DAC Clock Board?
@mark
Could I use NDK SDA 22,xxx & 24,xxx clocks with the board, because the Amanero Combo768 uses these frequencies?
Hi Mark,No details about the FFT settings were given. Its from Topping marketing stuff at: https://apos.audio/products/topping...JmEw-PWUXldahqDy-ZKFRiuAZ1KnVrong6hG27QiTHtoI
Very impressive figures for this Topping Dac, not automatically leading to impressive sound, but nevertheless.
Would be interesting to compare this Dac to your extended Firdac setup.
Hans
What’s “this”.How about this?
A distortion test or a jitter spectrum ?
Hans
Same 12kHz J-Test jitter spectrum as in Topping (post #327) although in that picture FFT details are not shown.
I would recommend waiting a little longer for Cestrian's board to be done. It should be easier to use, less parts and lower complexity, and maybe lower cost as well.@everybody
Somebody has a leftover DAC Clock Board?
@mark
Could I use NDK SDA 22,xxx & 24,xxx clocks with the board, because the Amanero Combo768 uses these frequencies?
I would recommend waiting a little longer for Cestrian's board to be done.
Not long now! Version 15 is built and I am testing it out. Initial impressions are very good and even FFT measurements seem to be improved over the v14 model, which I am grateful for but not sure which change caused the improvement.
The highlight of this version is the semi-cut between the JLSounds/PCM2DSD and the XO / reclock part. (As recommended by Mark!) The two parts can be separated and cabled together with co-ax (u.fl) so that the clock board can be sited away for reducing any interference that may be present in the noisier devices. (Although the board can be used as one part if required, which is what I am currently doing)
I will post the v15 gerbers when I am sure there are no glitches.
I discovered Amanero Combo768 uses XO 49.1520 MHz Low phase noise XO 45.1584 MHz Low phase noise@everybody
Somebody has a leftover DAC Clock Board?
@mark
Could I use NDK SDA 22,xxx & 24,xxx clocks with the board, because the Amanero Combo768 uses these frequencies?
- Home
- Source & Line
- Digital Line Level
- General Purpose DAC Clock Board