Hi All,
If you would like the datasheets maybe try contacting ESStech again? I signed an NDA some time ago and got the datasheets shortly after signing (due to the NDA I hesitate to go public with them ...).
Best regards,
Jesper
If you would like the datasheets maybe try contacting ESStech again? I signed an NDA some time ago and got the datasheets shortly after signing (due to the NDA I hesitate to go public with them ...).
Best regards,
Jesper
"Sample rates can be selected in hardware mode: 48k, 96k, 192k and 384k"...
How is this done?
//
Pin strapping. Information on this will be provided with the boards
...... Acko can you talk to ESS so that forum members get access to manuals?
I will check and see what can be supplied with the boards especially for support.
HW mode has limitations as indicated earlier so would recommend SW mode for most cases. To support this there will be an MCU module that can also be connected to a PC or other devices. Abstracted information about the ADC registers will be made available as command functions without the need for I2C programming. Very similar to the AKC12 MCU for the DAC. Looking into special low price offer for early adopters of the AKA102 ADC boards 🙂
Boutique out, profi in.... skip the "gold immersion" option. Gold and copper don't jive. Bare metal could/should be tinned.
//
//
Whats the impedance and sensitivity on the inputs?
//
Sensitivity is line level but Input impedance is low ~200 ohm, typical of most ADCs and requires a preceeding stage with good drive capability. If your front end equipment like preamp/headamp can provide this then connect directly, otherwise a buffer is required.
Sensitivity is line level but Input impedance is low ~200 ohm, typical of most ADCs and requires a preceeding stage with good drive capability. If your front end equipment like preamp/headamp can provide this then connect directly, otherwise a buffer is required.
Most ADC's have much higher IP impedance. This low IP Z is definitely specific to ESS ADC only. Most are a few k.
Generally ADC should have analog stage to null common mode signal component and it really should be close to ADC chip. Unless the ESS ADC
has uncommonly high CM IP compliance and very high CMRR, this really is the
case.
Do they have a recommended drive impedance for getting data sheet results?
Also the drive amp should be able to cope with, or be adequately isolated
from ADC noisy (load wise) switched cap IP circuitry.
T
I will be using at least two ADC ín my application. These will need different I2C adresses. Could you include jumpers to choose I2C adresses? Four addresses should be enough?
Most ADC's have much higher IP impedance. This low IP Z is definitely specific to ESS ADC only. Most are a few k.
Generally ADC should have analog stage to null common mode signal component and it really should be close to ADC chip. Unless the ESS ADC
has uncommonly high CM IP compliance and very high CMRR, this really is the
case.
Include a line level buffer for this purpose?
Include a line level buffer for this purpose?
Ideally you really want some kind of level or sensitivity control.
Most pro ADC's have at least a 3 / 4 way IP sensitivity switch.
This is where the design becomes a little more challenging, to integrate some
CMR, have some level options but still retain very low noise.
Most ADC's have much higher IP impedance. This low IP Z is definitely specific to ESS ADC only. Most are a few k.
T
Thanks Terry,
There are ADCs with built-in buffered inputs for high IP Z and easy interface but other types have none so an external buffer is required to drive the ADC inputs. Suitable buffer module will be offered after the main ADC design is completed.
Last edited:
it really should be close to ADC chip.
Suitable buffer module will be offered after the main ADC design is completed.
Piggyback?
Thanks Terry,
There are ADCs with built-in buffered inputs for high IP Z and easy interface but other types have none so an external buffer is required to drive the ADC inputs. Suitable buffer module will be offered after the main ADC design is completed.
I am referring to VHQ sota ADC's. For example PCM4222 and AK5394 both
have unbuffered IP's with a few k IPZ.
I am referring to VHQ sota ADC's. For example PCM4222 and AK5394 both
have unbuffered IP's with a few k IPZ.
Thanks again, Terry.
You are right, most other ADCs have higher Zin but regardless of that some sort of immediate front end is required to match the "common mode" levels of most ADCs and also have differential drive capability. I am not sure if this type matching can be provided by typical preamps or headamps. So a suitable buffer design is inevitable.
Buffer Module
Yes, something like that.
Has provisions for adjusting gain to suit required sensitivities (default Av=1)
Takes both single-ended or differential line level signals. High Zin and high output drive capability with noise filters to match the 9102 ADC. Supplied as finished module only. Preview- TBA
Piggyback?
Yes, something like that.
Has provisions for adjusting gain to suit required sensitivities (default Av=1)
Takes both single-ended or differential line level signals. High Zin and high output drive capability with noise filters to match the 9102 ADC. Supplied as finished module only. Preview- TBA
Last edited:
There are ADCs that are designed to have a 10k ohm input impedance like the WM8782. I'm not sure if this would be of interest to you, but I have tested an implementation of one and it is not too bad.... It will do 24/192:
http://www.wolfsonmicro.com/documents/uploads/data_sheets/en/WM8782.pdf
See the recommended circuit on page 19.
http://www.wolfsonmicro.com/documents/uploads/data_sheets/en/WM8782.pdf
See the recommended circuit on page 19.
There are ADCs that are designed to have a 10k ohm input impedance like the WM8782. I'm not sure if this would be of interest to you, but I have tested an implementation of one and it is not too bad.... It will do 24/192:
http://www.wolfsonmicro.com/documents/uploads/data_sheets/en/WM8782.pdf
See the recommended circuit on page 19.
Thanks!
I am sure we will learn from different systems out there 🙂
P.S. ESS ADCs have better SNR, DNR and THD figures than this Wolfson chip
Last edited:
- Status
- Not open for further replies.
- Home
- Source & Line
- Digital Line Level
- ADC using ES9102/9112