F5M build w/ Mini Disspante 3U/300

Yeah, I screwed up. That's what I get for Troubleshooting While Stupid Hungry. Onward.

@Ben Mah yes, I misunderstood your advice, and measured each node to ground. But I think it should be fine to diff the measurements, no?

Q3, source-to-gate: 0.1 to 3.8v
Q4, source-to-gate: -0.1 to -3.2v
 
ekobi, Don't feel too down about this. DIY can be an adventure. On the bright side the mosfets are not expensive components and can be easily replaced. See Nelson's post regarding the P channel mosfet IRFP9140: https://www.diyaudio.com/community/threads/f5m-kit.408290/post-7687559

The Vishay IRFP9140 does not have the problem that the IRFP9240 has, so the Vishay IRFP9140 is a good mosfet for the F5M.

https://www.mouser.com/ProductDetai...T*MTcxNjg0Mzk0Ny4xLjEuMTcxNjg0NDM2MS41My4wLjA.

The Q3 source to gate voltage is a bit low and the Q4 source to gate voltage is even lower. That may be due to the JFETs.

Since the other channel may now have bad mosfets, remove those mosfets, then measure the G to S voltage at both mosfet locations on the board. That will give some numbers to compare against. I would expect the voltages to be higher than 3.8V.
 
  • Thank You
Reactions: ekobi
So many people have given me help, knowledge, parts on my journey. I'm still a noob and have a long long way to go pay it all forward and a lot more to learn from you all. Anyone need a vertical transformer mount or some wire posts? I got plenty to share for cost of shipping 😉

Generosity seems to be the foundation of keeping this entire forum thriving. Thank you to all for sharing that wherever you can!!! I gain so much value from these threads.

Edit: Apparently I have International Rectifier parts, not Vishay. I presume just as worthy though.
 
Last edited:
I got around to dismantling the damaged audio boards this weekend. Summary of the damage

Right Channel
  • JFETs blown
  • MOSFETs apparently still operational
  • R6/R7 good
Left Channel
  • JFETs to be replaced as part of matching set
  • both MOSFETs blown
  • R6/R7 probably okay, but I saw them glowing red hot, so will replace
I also tried simulating the circuit in LTSpice to see if I could figure out what might prevent Q3 and Q4 from responding to bias controls. Question: any suggestions for modeling a failed JFET? So far I've tried a 1K resistor in series with the drains, but I'm kind of guessing here.

Most of the replacement parts arrived Friday, including a set of MOSFETs courtesy of @birdbox (thank you!). Waiting on matched set of JFETs, and then we'll give it another shot.
 
Meanwhile, I modified the PS board supports to lift the plaform a centimeter, and to optionally accommodate M3 threaded inserts. Still experimenting with fill ratios and fillets, but V4 is already much easier to work with.
 

Attachments

  • signal-2024-06-02-234318_004.jpeg
    signal-2024-06-02-234318_004.jpeg
    185.4 KB · Views: 90
  • signal-2024-06-02-234318_003.jpeg
    signal-2024-06-02-234318_003.jpeg
    236.1 KB · Views: 92
  • signal-2024-06-02-234318_002.jpeg
    signal-2024-06-02-234318_002.jpeg
    210.5 KB · Views: 88
  • PS Board Mount v4.step
    PS Board Mount v4.step
    117.4 KB · Views: 45
ekobi,

Simulations in LTSpice is a great tool for helping to understand circuits.

For the F5M, I suggest you start out with R8 and R9 set to minimum value. Note Vg and Vs of mosfets and calculate their Vgs. Note the voltage drop across R6 and R7. Note the current flowing through the JFETs.

Increase the value of R8 and R8 and note the change in the mosfets' Vg. Note any changes in the voltage drop across R6 and R7. Note the current flowing through the JFETs and mosfets.

Hopefully you will see some cause and effect and get an understanding of the circuit.

An understanding of Ohm's Law is helpful, as well as understanding the relationship of Vgs of a mosfet relative to the current through a mosfet.

As far as the effect of failed JFETs, imagine if the JFETs failed open so that current no longer flows through them. What would that do the the voltage across the pots and how does that affect the mosfets' Vg and Vgs?

F5M Schematic.jpg
 
  • Thank You
Reactions: ekobi
Turns out my parts had been mis-delivered over the weekend, and I retrieved them pronto. Audio boards refurbished with new FETs all around, and new R6/R7. Also simplified the wiring harnesses, switching to 14AWG for power and Vout, instead of doubled-up 18AWG -- much easier to work with.

I will now will myself to step away so I don't break it again!
 

Attachments

  • signal-2024-06-04-001205_004.jpeg
    signal-2024-06-04-001205_004.jpeg
    324.8 KB · Views: 98
  • signal-2024-06-04-001205_003.jpeg
    signal-2024-06-04-001205_003.jpeg
    286.5 KB · Views: 92
  • signal-2024-06-04-001205_002.jpeg
    signal-2024-06-04-001205_002.jpeg
    262.4 KB · Views: 92
  • Like
Reactions: birdbox
And we're making music!

I just couldn't wait to finish dialing in the bias voltages, so I plugged it into my system. Already sounds very good. Much more authoritative low end than the ACA monoblocks; excellent soundstage already, but image not as focussed as the ACAs yet, and mid-highs are "confused". But none of that stopped me from getting sucked in to listening for the better part of an hour.

I'm still trying to figure out how R8 and R9 work together to effect the biasing. I had assumed that they would modulate Q3 and Q4 more or less independently, but they clearly don't. In fact, I suspect that my earlier inability to bias the right channel was because I tried adjusting the pots in isolation. Definitely worth simulating all this to figure out how it works.
 

Attachments

  • IMG_4079.jpg
    IMG_4079.jpg
    406.1 KB · Views: 93
  • IMG_3923.jpg
    IMG_3923.jpg
    265.8 KB · Views: 94
  • now-playing-1.png
    now-playing-1.png
    308.7 KB · Views: 78
  • now-playing-3.png
    now-playing-3.png
    489.6 KB · Views: 73
  • now-playing-2.png
    now-playing-2.png
    405.3 KB · Views: 89
Last edited:
They do work independently to set the mosfet gate voltages. The jfets set the current (8-ish mA) which produces a voltage across R8/R9. When both mosfet gates are driven to provide the same current through the device, voltage offset is at 0. As the N and P channel parts have do not behave exactly the same, R8/R9 require independent adjustment to arrive at a common current level.
 
They do work independently to set the mosfet gate voltages. The jfets set the current (8-ish mA) which produces a voltage across R8/R9. When both mosfet gates are driven to provide the same current through the device, voltage offset is at 0. As the N and P channel parts have do not behave exactly the same, R8/R9 require independent adjustment to arrive at a common current level.
My first reaction to this was going to be, "but that's not what I'm observing!", but I wanted to reaffirm my findings before responding.

The disconnect here is that I've been monitoring the bias currents through Q3/Q4, as opposed to their bias voltages, while adjusting R8/R9. The bias currents absolutely do track each other, presumably because of the feedback loop. It's been thirty-plus years since I analyzed a circuit, and I'm obviously waaaay rusty -- time to roll up my sleeves and get simulating, I think.