Go Back   Home > Forums > >
Home Forums Rules Articles diyAudio Store Blogs Gallery Wiki Register Donations FAQ Calendar Search Today's Posts Mark Forums Read

Digital Line Level DACs, Digital Crossovers, Equalizers, etc.

Asynchronous I2S FIFO project, an ultimate weapon to fight the jitter
Asynchronous I2S FIFO project, an ultimate weapon to fight the jitter
Please consider donating to help us continue to serve you.

Ads on/off / Custom Title / More PMs / More album space / Advanced printing & mass image saving
Reply
 
Thread Tools Search this Thread
Old 21st October 2020, 12:20 AM   #5681
A123 is offline A123  United States
diyAudio Member
 
Join Date: Jun 2020
^^

Thanks for sharing. I'm going to have a similar architecture (SPDIF).

How do you feed 5V and 3.3V? 5V via J5? 3.3V direct to Q3?

I'm curious if you feed 5V on the Q3 side on the StationPi (J5) via GPIO or do you feed on the PI side (J3) direct to power the RPi?

You can add Maxwell SuperCaps on the RPi side? I noticed "OPTIONAL CAPACITORS" label.

These will be my first Ian Canada products so currently have no applicable experience yet.
  Reply With Quote
Old 21st October 2020, 03:11 AM   #5682
iancanada is offline iancanada  Canada
diyAudio Member
 
iancanada's Avatar
 
Join Date: Dec 2009
Location: Toronto
Asynchronous I2S FIFO project, an ultimate weapon to fight the jitter
Quote:
Originally Posted by dddac View Post
Quick question for Ian.

I am working on getting a very high spec XO clock 45 and 49 MHz series (for these frequencies -115dBc at 10Hz) but need to define the OE pin. Now the OE pin will enable the output at logic HIGH or pull it Low when the OE pin goes LOW.... So, this XO will not be able to do a tri-state output. Hence I assume this will not work with the Q2 version FIFOPI ? But will on the Q3?

Correct ?

Alternatively I can leave pin 1 floating

What would you suggest for the FIFOPI Ian ?
Quote:
Originally Posted by dddac View Post
I see Ian stopped posting anything since his last post Oct 1st before that daily posts almost. Anything wrong?
@DDDAC

OE logic is active HIGH. You have to use FifoPi Q3 if your XO output was tied to GND when disabled.

It would be up to if it has an internal pull up to decide PIN1 can be left floating . Please check your XO spec to make sure.

I'm so sorry for my late answer. I took a short vacation to enjoy the best season of Canada with flying my drone around.

Please see my YouTube channel:
Ian Canada - YouTube

Enjoy the beautiful autumn landscapes of Canada and the music!

Regards,
Ian

Last edited by iancanada; 21st October 2020 at 03:21 AM.
  Reply With Quote
Old 21st October 2020, 08:25 AM   #5683
dddac is offline dddac  Germany
DDDAC Audio
diyAudio Member
 
dddac's Avatar
 
Join Date: Jul 2003
Location: Wiesbaden
Asynchronous I2S FIFO project, an ultimate weapon to fight the jitter
Thanks Ian for the confirmation.

nice videos by the way !
In Germany you would not be able to do this like that ....
__________________
See my new Blog Site
Happy listening and building
  Reply With Quote
Old 22nd October 2020, 01:38 AM   #5684
tubo is offline tubo  Philippines
diyAudio Member
 
Join Date: Apr 2007
Location: Chicago
Quote:
Originally Posted by A123 View Post
^^

Thanks for sharing. I'm going to have a similar architecture (SPDIF).

How do you feed 5V and 3.3V? 5V via J5? 3.3V direct to Q3?

I'm curious if you feed 5V on the Q3 side on the StationPi (J5) via GPIO or do you feed on the PI side (J3) direct to power the RPi?

You can add Maxwell SuperCaps on the RPi side? I noticed "OPTIONAL CAPACITORS" label.

These will be my first Ian Canada products so currently have no applicable experience yet.
Hi A123,

Yes 5v in j5, 3.3v on fifopi q3, then 5v on rpi. 3 power supplies are needed for the stationpi. you can share a 5v rail for rpi and j5. The early stationpi has no provision For supercaps..

Last edited by tubo; 22nd October 2020 at 01:41 AM.
  Reply With Quote
Old 22nd October 2020, 02:29 AM   #5685
A123 is offline A123  United States
diyAudio Member
 
Join Date: Jun 2020
Quote:
Originally Posted by tubo View Post
Hi A123,

Yes 5v in j5, 3.3v on fifopi q3, then 5v on rpi. 3 power supplies are needed for the stationpi. you can share a 5v rail for rpi and j5. The early stationpi has no provision For supercaps..

Fabulous. Thanks!
  Reply With Quote
Old 22nd October 2020, 04:38 AM   #5686
iancanada is offline iancanada  Canada
diyAudio Member
 
iancanada's Avatar
 
Join Date: Dec 2009
Location: Toronto
Asynchronous I2S FIFO project, an ultimate weapon to fight the jitter
Quote:
Originally Posted by dddac View Post
Thanks Ian for the confirmation.

nice videos by the way !
In Germany you would not be able to do this like that ....
Thanks DDDAC, you have a very nice blog too, I'm really interested in it. I'll PM you later for more information.

To fly a drone legally in Canada, we need to have license for both drone and drone pilot. Have to follow the regulations and have to avoid any no-fly zone...
A lot of fun and limitations

Regards,
Ian
  Reply With Quote
Old 22nd October 2020, 04:41 AM   #5687
iancanada is offline iancanada  Canada
diyAudio Member
 
iancanada's Avatar
 
Join Date: Dec 2009
Location: Toronto
Asynchronous I2S FIFO project, an ultimate weapon to fight the jitter
Quote:
Originally Posted by gionag View Post
Someone can help me understanding if is only a problem for me or is really a bug ?

when i am using the clock divider feature on the mcfifo, all of sudden mute, no longer works between tracks in DSD (not sure about other formats, not albe to test them at the moment).
when i am not using the divider... everything works fine with the muting.

can someone else confirm that ?
@gionag

How did you using the divider feature? What the status of both Mute and DSD signals?

Regards,
Ian
  Reply to this post

Reply


Asynchronous I2S FIFO project, an ultimate weapon to fight the jitterHide this!Advertise here!
Thread Tools Search this Thread
Search this Thread:

Advanced Search

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off

Forum Jump

Similar Threads
Thread Thread Starter Forum Replies Last Post
XMOS-based Asynchronous USB to I2S interface Lorien Digital Line Level 3262 20th September 2020 05:41 PM
exaU2I - Multi-Channel Asynchronous USB to I2S Interface exa065 exaDevices 1422 22nd March 2020 02:15 PM
DAC chip selection + I2S jitter questions drwho9437 Digital Line Level 2 26th July 2010 12:50 PM
Simple FIFO to I2S CPLD, for MCU players / reclocking KOON3876 Digital Line Level 21 19th September 2008 04:00 PM
asynchronous reclocking and low jitter clocks ash_dac Digital Source 3 8th February 2005 09:22 AM


New To Site? Need Help?

All times are GMT. The time now is 02:46 PM.


Search Engine Optimisation provided by DragonByte SEO (Pro) - vBulletin Mods & Addons Copyright © 2020 DragonByte Technologies Ltd.
Resources saved on this page: MySQL 15.00%
vBulletin Optimisation provided by vB Optimise (Pro) - vBulletin Mods & Addons Copyright © 2020 DragonByte Technologies Ltd.
Copyright ©1999-2020 diyAudio
Wiki