S/PDIF and PLL

So after some rest, and new ideas I'm far in the project. :) I made the whole part of the S/PDIF decoder. I totally rejected the internal clock and PLL. The triggering of the whole scheme lies on the restored clock from input signal. Which is probably going to say "output jitter = source jitter" Is that good? :)