Build Thread for TPA BIII + Ian Async I2S FIFO + OPC NTD1 + Salas SSLV

Status
Not open for further replies.
I have now tryied to connect all the ground wires and it did not make any different.

Still very quiet despite everything looks ok.



OK, Now I suggest

1, Connect the BII directly to the FIFO board I2S output port rather than the clock board to see if it's working

2, replace the double xo clock board with the single xo clock board (with onbord 11.2896 xo) , play 44.1K audio to see if there is sound.

Good luck.

Ian
 
SO...
What toroid are you using bigpandahk ??

I work in a machine shop now and have access to quite a few machines and can mill my own case 😛
Ordered the TFT and the DUE today 🙂

Ooooooo and it's the 5" ( 800x480 )
 
Last edited:
Thanks Ian,
will the jitter eating Fifo work even without the clock board?

I could then for the time being play without the clock board all my 192kHz files. With the single clock board I will be rather limited.

But what about the dual clock board?
 
no it wont work without the clock board, where would it get its clock....

it still needs to take a clock from the single clock board for operation, you can take the i2s directly from the fifo board, which simply means you get an output with the jitter of the clock + the jitter of the FPGA, taking the output from the clock board means its taking the output from the fifo board and reclocking it, meaning the jitter is that of the clock itself, plus the jitter of the flipflop/clock buffer
 
Last edited:
no it wont work without the clock board, where would it get its clock....

it still needs to take a clock from the single clock board for operation, you can take the i2s directly from the fifo board, which simply means you get an output with the jitter of the clock + the jitter of the FPGA, taking the output from the clock board means its taking the output from the fifo board and reclocking it, meaning the jitter is that of the clock itself, plus the jitter of the flipflop/clock buffer

Sorry I wasn't so clear.
Yes, I mean with one of the clock board connected, but the I2S signal taken directly from the Fifo board. But as you say I don't get any advantages with this. So I have to wait for a working dual clock then.
 
I just checked the clock and the legs are well inserted and in correct orientation.

I tried to rais the voltage to 6 VDC and it didn't make any different. The voltage to both clocks is 3,286 VDC in both cases (5VDC or 6VDC in) and the same for both clocks.
 
primary 2x115V Secondary:6V 1.25A x 2, 12V 1.25A x 2, 5V 1A x 4, 9V 1.5A x1

I use encoder for volume control

I assume those are AC not DC.
What type of encoder are you using ??

I was looking at 2 push type... one for volume control with push to mute and the second would have been source selection and on/off, however I think that would require the adruino to be on constantly and would have to figure out how to kill the display back lighting then.
 
Status
Not open for further replies.