Anybody using the new ESS Vout DAC (ES9022)?

Status
Not open for further replies.
I have put some more information about the buffer on the Zen-Cen-Sen thread especially concerning aliasing. There i put up an argument that higher mathematics can be reduced to addition, multiplication, subtraction and division. Multiplication can then be reduced to massive addition, a fact that that made Pacals Pascaline possible.
The problem is then to reduce division to massive subtraction, a problem that Leibnitz tried to solve with an "overflow wheel". The actual mechanical objects never worked in the day but as far as i know in modern times a working prototype has being made that approved that the concept is right. That leaves us to the idea that we need only massive addition. Leibnitz solution was the binary code of 1 and 0. My thoughts recently went into the direction if we can skip the 0. Call me crazy but when i am right you have seen that idea here the first time, just for the record.
 

Attachments

  • 120529 JG Filter-Top.jpg
    120529 JG Filter-Top.jpg
    176.8 KB · Views: 1,951
question regarding ES9023 MCK input - Is there a recommended value to supply ES9023 - can that be more than 50 MHz
I see that It Is used 48 Mhz from XO to ES9023 and 12 Mhz to WM8804 but
If we want to use I2S - without WM8804 and we have at transport 16.9344 Mhz - can I supply ES9023 with 4 x 16.9344 MHz
 
No. I meant synchronous mode.

That is why I use 45.1584MHz XO which is divided by 4 to clock the QA550 also from the same XO.
If his CD player use 16.9344 and can be fed the CLK signal externally, he should then use 33.8688MHz XO.
He can then divide by 2 to get 16.9344 for the CD, while the ES9022 operates at 33.8688.

No such game for WM8804. SPDIF always involves a PLL I am afraid. 🙂


Patrick
 
Status
Not open for further replies.