
Home  Forums  Rules  Articles  The diyAudio Store  Gallery  Blogs  Register  Donations  FAQ  Calendar  Search  Today's Posts  Mark Forums Read  Search 
Solid State Talk all about solid state amplification. 

Please consider donating to help us continue to serve you.
Ads on/off / Custom Title / More PMs / More album space / Advanced printing & mass image saving 

Thread Tools  Search this Thread 
19th June 2013, 10:52 PM  #81 
diyAudio Member

Progress at last...
This has been painful....
Have found the peaking problem. I think it was always there just over looked it. Have changed the compensation of the amp and reduced the VAS current. I ended up going open loop and doing an AC analysis. The open loop response was clean but once the feedback was reconnected it reappeared. This lead me to adding a capacitor in series with a resistor across the feedback resistor. This I thought was against the rules of CFB amps. Yet, the amp smulates ok into reactive loads. The square wave output is clean. The PM is now 81 degrees and GM is 12dB. ULGF is now only 3Mhz. It could be raised but I'll leave that for real world testing. At the moment I'll stick with safety. Have added the fly back diodes as suggested. Couldn't find a spice model for the 1N5404 so just added a MURS320 in LTspice. The PSU is a figment of imagination at present. I envisage a dual PSU off one transformer with 30000uF + 3000uF reservoir caps. The smaller PSU will be CRCRC and the larger PSU will just be a basic arrangement. There will also be some DC protection. All parasitics for the caps have been added back in and everything is ok. Mark, that capacitor looks good. I especially like the ripple current. Just got to modify PCBs to accept it. Here is the schematic... Thank you for all your help 
20th June 2013, 02:27 AM  #82  
diyAudio Member

Quote:
Remember that the power rails ARE the signal path. The current that creates the music in the speakers almost all comes directly from the reservoir and decoupling capacitors. Please be sure that you look at the plot at the link below, which brings up a diyaudio post with an LTSpice plot that VERY CLEARLY illustrates that the output (speaker) current comes from the power supply reservoir caps. I used a WAV file of actual music (drum strikes in intro to "Highway to Hell"), as the amplifier input signal, in that simulation. Power Supply Resevoir Size "Ripple" is just what happens when a burst of current is needed and the capacitors have to partially discharge in order to provide it. (Forget the sawtooth ripple waveforms in the textbooks, unless you have a constant DC load current.) The best way to minimize ripple is by having plenty of capacitance, extremely close to the points of load. Those are decoupling caps, because they decouple the railvoltage disturbances from the rest of the power supply network, by serving as a sortof pointofload power supply. Ripple will be made needlessly worse by any inductance in the current path. Even the inductance of the power and ground conductors, themselves, is often significant, since v = L di/dt, which shows that even with a small inductance, a smallamplitude current can create a large voltage, if it is changing rapidly. For that and other significant reasons, it is quite important to make the large, dynamic currents flow in physicallyassmallaspossible loops, which also enclose the leastpossible geometric area. Therefore, typically, each suite of decoupling caps should connect between a) a power rail input to the power output device or subsystem and b) the load ground of that device or subsystem. And the connections should be short, and should hug the returncurrent paths (use ground plane, or power and ground planes, if at all possible). Increasing the impedance in series with the power rail, to form a lowpass filter, will have little effect if done near the output device, unless it also cripples performance. Farther away (i.e. farther upstream), added series impedance could be fine, IF the full required reservoir capacitance value exists between the last added series impedance and the point of load. Therefore, you should probably think of any seriesimpedancerelated PSU filtering stages as being completely "in addition to", and also necessarily UPSTREAM from, the "standard" reservoir and decoupling caps that would typically be required, since they must still exist, without a decrease in their minimum required capacitance values, and without any increase in impedance between them and the load, regardless of whether or not additional filter stages are added upstream. That will also make it more convenient for you to assess whether or not the additional stages' cost and space are justifiable. You might wonder how to determine the value of the "full required reservoir capacitance", that will be required downstream of any purposelyadded series impedance in the power or ground rails. That was derived in the thread named "Power Supply Reservoir Size". I will provide a short synopsis, below, that should be sufficient. I also derived some of the methods for calculating the decoupling capacitance, and the maximum allowed decoupling caps' connection/loop length, in the same thread (and/or at links from that thread).  Calculating Transformer and Minimum Required Reservoir Capacitance: (Check for math and arithmetic errors. Use at your own risk.) Transformer: Using 80 Watts RMS maximum rated output power as an example, the peak maximum rated output voltage and current can be calculated knowing only the load impedance and the max rated RMS output power. Typically we could assume 8 Ohms or 4 Ohms. It is possible to make power amplifiers and power supplies that are capable of both. Let's see if I can rederive the equations, which assume a single sinusoidal output wavform: Power_rms = P_rms= Vrms˛/Rload Vrms˛ = (P_rms ) (Rload) Vrms = Vpk/(√2) (Vpk/(√2))˛ = (P_rms)(Rload) Vpk˛/2 = (P_rms)(Rload) Vpk = √(2(P_rms)(Rload)) So for 80 Watts RMS into 8 Ohms: Vpk = √(2(80)(8)) = 35.8 Volts Ipk = Vpk / Rload = 4.48 Amps. In order to calculate the needed transformer output voltage, you would add (to Vpk) the voltage across the output stage (guess about 5V?), plus the peaktopeak ripple voltage (say 5% of Vpk), plus the rectifier diode drops (guess 2V?), plus at least 10% in case the AC line voltage is lower than typical. If you wanted it to be regulated, you would also need to add somewhat more than the worstcase regulator dropout voltage. And since transformer output voltages are rated as RMS voltages, you also need to convert the peak to RMS. Vxfmr_pk_out(Vpk) = Vpk + Vclip + Vripple_pp + Vdiodes + Vpct_sag (where Vclip = min voltage across amp or Vamp) Vxfmr_pk_out(Vpk) = Vpk + 5v + (0.05)Vpk + 2v + (0.10)Vpk For the example with a rated max of 80 Watts RMS into an 8 Ohm load: Vxfmr_pk_out(35.8v) = 35.8 + 5v + (0.05)35.8 + 2v + (0.10)35.8 = 48.2 Volts Vxfmr_rms_out = Vxfmr_pk_out / (√2) = 34 Volts RMS secondaries. That would be the minimum transformer secondary voltage, for each power rail, in order to ensure that there would be enough headroom for the signal, while operating at the maximum output power level, ASSUMING that all of he many assumptions hold, and with 8 Ohms load. You would need to calculate the minimum reservoir capacitance that would guarantee the pp ripple voltage was always less than the specified value, in this case 0.05 x 35.8 = 1.8 Volts. For the example for 80 Watts into 8 Ohms, I would use about 22000 uF per rail, rated at 63V or so. I would probably just use five 4700 uF caps in parallel, per rail. You would move at least one of them as close as possible to the amplifier's power supply input pins. Reservoir Capacitance: Knowing the maximum equivalent load current and the desired maximum peaktopeak ripple amplitude, the minimum required reservoir capacitance can be calculated. Since for an ideal capacitor, i = C dv/dt, we can make some assumptions and linearize in a neighborhood and say (ignoring ESR): C = i Δt / Δv where Δv is the desired maximum dip in the supply rail voltage when i amps are drawn for Δt seconds, and C is in Farads. We can assume that Δt can, at worst, be the time between charging pulses, i.e. 1 / (2 fmains). And we get to pick Δv, the pp ripple amplitude. And we can calculate the maximum load current. Most people use the RMS current. But that isn't really good enough, because it only accounts for the possibility of a single sine wave and we should try to account for the worst case load. And that would be a DC voltage and current at the Vpk and Ipk level (which is also 1.414 times the rated max output power). The Δv should be chosen carefully, taking into account the specified Vpk (peak sine voltage at rated max output power) and the Vclip of the amplifier itself, to leave room for the Vripple, relative to the peak rail voltage. So Δv = Vrail  Vclip  Vpk I've done the algebra, and also took into account the ESR, using the approximation ESR = 0.02 / ( C x Voltage_Rating) and the overall equation for the minimum value of the required capacitance is Cmin (in uF) = 1000000(Vpk/(Rload(VrailVclipVpk)))( (1/(2 fmains)) + (0.02/Voltage_Rating) ) Earlier, I just guesstimated the 22000 uF, from a spreadsheet I looked at that uses that equation. But we should check to see what the equation gives, for the 80 Watt into 8 Ohms case (assuming 60 Hz fmains): Cmin = 1000(35.8/(8(46.2535.8))) ((1/120)+(0.02/63)) Cmin = 7169 uF That agrees with my spreadsheet, too, but it also results in over 5 Volts pp ripple. If we want ripple around 1.9 Volts, we get 22000 uF (and the max power without clipping also rises to about 96 Watts, with Vpk a little over 39 Volts). BUT NOTE that if you use a 10% lower rail voltage, then 21800 uF would give you 1.73 V ripple and only 76 Watts RMS max, at the onset of clipping. So that's why I picked 22000 uF, for the 80W/8Ohms case. You can find my Excel spreadsheet and download it from the thread I mentioned, at Power Supply Resevoir Size . (But NOTE that the bottom section, for Sine frequencies, has some errors. The main part is the top section. Just use that.) Cheers, Tom Gootee P.S. You're in luck. I have a SCALABLE transformer model that works in LTSpice. It is somewhere in the mentioned thread. But I also made an Excel spreadsheet that uses it (and fully describes the model), which is posted at Power Supply Resevoir Size . I just found a post with a link to an image of the LTSpice transformer model, and the name of an app note that was the source of the model and equations.: Power Supply Resevoir Size There is also a post, somewhere in that thread (and maybe also in another thread), where I uploaded the actual .asc files for LTSpice. I think there was a minor error in one of the early .asc file sets. But I believe I at least pointed it out, later. If you really get into it, PM me and I can try to dig out the .asc files and post the latest version. Last edited by gootee; 20th June 2013 at 02:34 AM. 

20th June 2013, 11:08 AM  #83 
diyAudio Member
Join Date: Jul 2004
Location: Scottish Borders

Gootee,
are all the links you just gave, included in post 1 of your original thread?
__________________
regards Andrew T. 
20th June 2013, 10:08 PM  #84 
diyAudio Member

Wow, gootee, thank you for that information. I'll be digesting that properly over the weekend then I shall craft a proper response. I'm still working on your parasitics suggestion from earlier in the thread. The PCBs are almost there and currently working on renumbering the LTspice schematic to match the PCBs.
AndrewT, regarding the caps between power rails. They are across the loops rather than part of them, so would not be very effective. The caps have to go between the rails and 0V. Am I right on this? This amp designing business consumes a lot of time. Could do with being locked in a bunker for a week with nothing but my laptop and an internet connection. I am a natural perfectionist. This may not be the best design ever but I would like to implement it in the best way I can. Paul 
21st June 2013, 03:30 AM  #85  
diyAudio Member

Quote:
I remember that a few months back, I was thinking about trying to collect it all, somewhere (or links at least). But I don't remember actually doing that. 

21st June 2013, 07:17 AM  #86 
diyAudio Member
Join Date: Jul 2004
Location: Scottish Borders

AH, maybe it was not you that started the cap sizing Thread !
__________________
regards Andrew T. 
21st June 2013, 07:20 AM  #87  
diyAudio Member
Join Date: Jul 2004
Location: Scottish Borders

Quote:
The output stage connects the two supply rails to the Speaker Load. Follow the current for that route.
__________________
regards Andrew T. 

21st June 2013, 08:41 AM  #88 
diyAudio Member

AndrewT,
For the positive part of the cycle the current flows from the positive rail of the PSU, through the wiring to the positive rail of the amplifier, through the positive half of the output stage to the amplifier speaker output, through the speaker wiring, through the speaker coil and through the wiring back to the amplifier 0V. Then back to the PSU 0V. The positive rail of the PSU and the 0V link through the recitifier and transformer coil. The decoupling caps would have current flow from the 0V to the amplifier positive rail. Would this be effectively shorting out the current loop making it smaller/shorter? Therefore actually "decoupling". Am I on the right lines here? Got to admit I'm struggling a little in this area but I do learn concepts eventually. Thank you for your help. Paul 
21st June 2013, 09:14 AM  #89 
diyAudio Member
Join Date: Jul 2004
Location: Scottish Borders

Yes,
I find it much easier to examine current, both when looking at operating points for semiconductors and for circulating current in wire pairs. The return current from the speaker comes back via the Speaker Return to the PSU. The +ve and the ve supplies must be close coupled with the speaker Return to allow for self canceling of the radiated fields. Most builders seem to be completely unaware of this. Look at the number of PCBs that have the +ve and ve at opposite ends/sides of a PCB and all the low level stages in between and fully exposed to these uncanceled radiated fields.
__________________
regards Andrew T. 
21st June 2013, 09:25 AM  #90 
diyAudio Member

Thank you, Andrew, for helping me with this. It makes sense to me now. Then the putting a cap over the +/ rails would work for maybe an opamp but not for an amp output stage. This would actually end up increasing the loop area and cause currents to flow in the neg half of the PSU.
When I post the 1st version of the PCBs for this amp you will be pleasantly surprised to see the rails going sown the centre of the PCB with virtually all components out side of this. I remembered reading your advice on this some time ago and thought "this makes sense" and gave it a try. May not have implemented the loop idea perfectly but have had a go. I understood the concept of loop area but not decoupling. 
Thread Tools  Search this Thread 


Similar Threads  
Thread  Thread Starter  Forum  Replies  Last Post 
OLD THREAD Simplistic Mosfet HV Shunt (The Simpler Simplistic Design by Salas)  quanghao  Quanghao Audio Design  460  7th May 2012 12:13 AM 
Metronome style design for multiple drivers, a number of design questions  mountainhick  MultiWay  5  28th January 2010 04:31 AM 
6V6 guitar amp design attempt  Craig405  Tubes / Valves  29  2nd August 2006 05:48 PM 
My first attempt at amp design  VEC7OR  Solid State  7  28th August 2005 02:50 AM 
New To Site?  Need Help? 