Salas hotrodded blue DCB1 build

Yes because I saw a little space between the big capacitors and the 2.5s and unused pads behind them I thought you maybe can estimate if additional 2.5R packs can fit there. They will parallel to 1.25R each plus they will share their dissipation.

Ah so they WILL share the heat, now thats worth doing thanks! Yes i put them in like that so i could add heat sinks if they got very hot, I also went for 30w hoping they would never be stressed but they are 33 degrees c after 5 mins if the laser isnt lying.
 
At about 1 Ohm singles they will go higher temperature but not dangerously higher for such parts. Not desoldering and not throwing away the others plus sharing some heat its not bad I think. If easy to fit doubles. You choose.

I ordered another pair of 2.5s last night. :)

I was reading a post from Andrew saying the recommended voltage drop was 7 for this design, I have 12.35, I am guessing this is lost through heat via the circuit, is it the 12v regulator and is this a bit high? My transformer is dual 115v from RS, the mains is 241v so I guess this accounts for my increased raw DC. Also there is a very slight difference in my raw DC, +22.2 -22.3, would this effect the DC offset also? I am thinking of swapping the pair with 4mv round.
 
Last edited:
the B1 and DC B1 use a jFET source Follower feeding a jFET CCS.

If the Follower passes exactly it's Idss when in the circuit, then the Vgs is exactly zero volts.
That's how one defines Idss.

The output offset is the Vgs. Thus an error in measuring the Idss, or allowing the transistors to operate at different temperatures will result in a non zero Vgs.

Note in all the above, supply voltage does not enter any of the conditions. It's all about how hot you force your two transistors to operate.

And I did not say that the Salas regs need to operate at a Vdiff of 7V.
I could not alledge that because I KNOW that mains voltage changes all the time and it would be impossible to maintain 7Vdiff with a variable input voltage.
 
Last edited:
the B1 and DC B1 use a jFET source Follower feeding a jFET CCS.

If the Follower passes exactly it's Idss when in the circuit, then the Vgs is exactly zero volts.
That's how one defines Idss.

The output offset is the Vgs. Thus an error in measuring the Idss, or allowing the transistors to operate at different temperatures will result in a non zero Vgs.

Note in all the above, supply voltage does not enter any of the conditions. It's all about how hot you force your two transistors to operate.

And I did not say that the Salas regs need to operate at a Vdiff of 7V.
I could not alledge that because I KNOW that mains voltage changes all the time and it would be impossible to maintain 7Vdiff with a variable input voltage.

Thanks Andrew I really appreciate you taking the time to try and help, unfortunately that goes right over my head, I will search this thread for Idss and try to grips with it. Would it be right to assume i put them in the wrong way for that pair assuming the numbers written on them where correct? Did I also read that both should be a negative value for them to have been installed the correct way round? Im guessing not as the negative pair is the one thats as you said, poor.

And I did not say that you said the regs NEED to operate at a Vdiff of 7v. I said you had stated that it was recommended, in post 5196 you said "This is well above the nominal 7Vdrop that is RECOMMENDED for this Salas Shunt Regulator" I realise I did leave out the word 'nominal' so apologies if ive taken it out of context. Thanks again for explaining some of the science, I will do some more reading later tonight.
Alan
 
Member
Joined 2006
Paid Member
DAWGNo1, Since you bought the kit from me, I can try to send you a different pair if you remember the old writings, or a new quad if it comes to that if the offset is a problem. Once in a while I get a matched set that doesn't appear in action to be what it was originally measured as.
 
DAWGNo1, Since you bought the kit from me, I can try to send you a different pair if you remember the old writings, or a new quad if it comes to that if the offset is a problem. Once in a while I get a matched set that doesn't appear in action to be what it was originally measured as.

That's very good of you, I really wish I could remember the numbers but I've binned the waste and my memory isn't that good. I was trying to work out with help if it was a mix up by me but the quad was in a different bag and I was really careful putting the parts in the right places. If I've understood it right I don't need 4 as they don't interact? I'm very happy with .2mv, if I take on board what Andrew says then the other channel is 'poor' I also realise that Salas says it 'in spec' of course I would love it to be closer to the .2. Will it work just replacing 2?
 
So im probably going to get roasted... As my transformer isnt wired properly it was very convenient for me to use the centre tap as my neg ref measuring the offset. Ive re measured using the centre pin output. This has made a difference but not a positive one. The channel that was +.2 is now -1.2mv, no drama, but the channel that was -4mv is now -5.8, so I guess this puts it outside of recommended spec, if only by a very small amount which could probably be ok on another dmm. I kind of expected the return pin to be referenced to the centre tap, proves i know nothing. :( Anyway im now happy i did put the quads in the right way and I will get in touch with Tea Bag. I do love diy audio.
 
What is your total dissipation? Current alone does not aswer that.

The Total dissipation with the output disconnected is Vin * Iccs
Two channels is double this.
eg.
22+22vac transformer gives Vin ~30V
Set Iccs to 600mA.
two channel total dissipation is ~ (30+30)V * 0.6A = 36W
delta Ts-a = Ptot * Rth s-a * DF ~ 36 * 0.8 * 1.4 = 40C
If the Ta is 30°C then the sink will sit at ~ 70°C when the output is disconnected.
The semiconductors survive (easily).