I need to know more about what clocks are purposely used for streaming , cd's and other uses . For instance ,can a 6Mhz be used for cd's at 44.1 khz? I know 5.6Mhz is the proper clock . Just trying to understand what's going to work and not using streaming at 192 Khz which I know is at 24.5760. If I just go with a higher number will it play? 10Mhz is used for the uptone regen, could that work for using cd's?
What do you mean by streaming? I2S? S/PDIF? something else? Clocks are usually powers of two multiples of the sample rate to quartz accuracy.
I know there are 2 families of , 1 for streaming and 1 for redbook / sacd. I am running I2s out on my Raspberry Pi, for redbook, if I have a 6.000Mhz clock, does it work for redbook?
5.6MHz is a frequency sometimes used when the framerate is 44.1kHz (such as for CD audio). A list of crystal clock frequencies can be found at: https://en.wikipedia.org/wiki/Crystal_oscillator_frequencies As can be seen, the actual clock frequency is 5.6448MHz. Using 5.6MHz instead is just shorthand so you don't have to type out the whole number. In the case of digital audio there are two families of clock frequencies. They are often referred to as the 44.1kHz family and the 48kHz family.
Also, perhaps becoming more clear that 5.6448MHz is not the same as 6.0000MHz, so the latter is unlikely to work. Not only that but not just any 5.6448MHz clock is needed, it must be the exact clock that is controlling transmission of digital data in the system. Any other clock with a nominal frequency of 5.6448MHz won't be exactly at the same frequency as another clock of the same nominal frequency. They may be very close, but not perfectly so.
If we need to use two different physical clocks in one system then we may need to resample the data produced with clock_1 so that it can then be clocked with clock_2. A chip for doing that is called an ASRC.
Also, perhaps becoming more clear that 5.6448MHz is not the same as 6.0000MHz, so the latter is unlikely to work. Not only that but not just any 5.6448MHz clock is needed, it must be the exact clock that is controlling transmission of digital data in the system. Any other clock with a nominal frequency of 5.6448MHz won't be exactly at the same frequency as another clock of the same nominal frequency. They may be very close, but not perfectly so.
If we need to use two different physical clocks in one system then we may need to resample the data produced with clock_1 so that it can then be clocked with clock_2. A chip for doing that is called an ASRC.
Last edited:
I have read at DDDAC's blog that he compared a 5.6Mhz to an 11Mhz read here. http://blog.dddac.com/the-clock-reviews-part-5/ This is the reason for the question. How does an 11Mhz work and a 6Mhz does not?
11Mhz is shorthand (abbreviated) for 11.2896MHz. Look at the wiki chart for actual audio clock frequencies.
What DDDAC did was use an 11.2896MHz clock instead of 5.6448MHz. He assumed you would understand what he was talking about. Notice that one clock is twice the frequency of the other. He could use either clock oscillator (but not both at once) as the master clock for his whole dac system. That's possible because some chips can use either frequency, or for other chips he could divide the 11.2896MHz clock output by two (to produces a synchronous clock signal at 5.6448MHz) if he also needed that clock frequency. It would only work in the latter case if the two clock signals were exactly synchronous.
What DDDAC did was use an 11.2896MHz clock instead of 5.6448MHz. He assumed you would understand what he was talking about. Notice that one clock is twice the frequency of the other. He could use either clock oscillator (but not both at once) as the master clock for his whole dac system. That's possible because some chips can use either frequency, or for other chips he could divide the 11.2896MHz clock output by two (to produces a synchronous clock signal at 5.6448MHz) if he also needed that clock frequency. It would only work in the latter case if the two clock signals were exactly synchronous.
Last edited:
If the base SR F 44.1KHz,
half of the period is for one channel data
other half for othet channel data
we have to pack 32bit word per 1/2 of period (one channel) and 1bit DATA is "wide" fot 1/2 period of BCK.
then DATA has to be 44.1KHz (LR sampling rate) x 32 (data bits) = 1.4112 MHz
And BCK 44.1KHz (LR sampling rate) x 32 (data bits) x 2 (bit clock) = 2.8224 MHz
MCK for recklocking has to be at least 2 x bigger so 5.6448 MHz or 4 x that is 11.2896 MHz or 8 x 22.5792 MHz and so on
this is for non oversampling and basic mode.
...
this is for MCK = 5.6448 MHz, BCK=2.8224 MHz, data=1.4112 MHz
https://tinyurl.com/ybl6eaow
half of the period is for one channel data
other half for othet channel data
we have to pack 32bit word per 1/2 of period (one channel) and 1bit DATA is "wide" fot 1/2 period of BCK.
then DATA has to be 44.1KHz (LR sampling rate) x 32 (data bits) = 1.4112 MHz
And BCK 44.1KHz (LR sampling rate) x 32 (data bits) x 2 (bit clock) = 2.8224 MHz
MCK for recklocking has to be at least 2 x bigger so 5.6448 MHz or 4 x that is 11.2896 MHz or 8 x 22.5792 MHz and so on
this is for non oversampling and basic mode.
...
this is for MCK = 5.6448 MHz, BCK=2.8224 MHz, data=1.4112 MHz
https://tinyurl.com/ybl6eaow
- Home
- Source & Line
- Digital Line Level
- Reclocking Tutorial