help with reclocking circuit

Status
Not open for further replies.
pho_boi said:

i did a little search and so far i can tell that his not a fan paralleling 8 tda1543 chips 🙄

there we go again :violin:

Ulas is a fan of nothing, so has nothing to say what is worth it, specially after what he supposedly did with his so called DAC checker :headbash:

any way, I have been using HC4040 and VHC4040 both with good results, so if you prefer one chip, why not try ?

you can download the implementation on my website ....
 
pho_boi said:
i just had a look over the the circuit of my CS8141 and i noticed that SEL (pin16) and M0 (pin23) is grounded (which means set to LOW, please correct me if i'm wrong, trying to learn all this stuff 🙂). whereas in both the Japanese and dddac schematic shows SEL and M0 being set to high on the 5V supply.

If you really have M0 grounded then this is your problem. M0/1/2 must be 110 for this circuit to work, although its a really crude and nasty way to 'reclock'.
 
here is the schem for my dac:
http://users.tpg.com.au/adslmnlo/dac_ah_circuit_new.JPG

The tda1543 are all running 8V and have been heatsinked.

I have lifted pin15 (SEL) and wired it to 5V so it's set at HIGH now.
I also lifted pin23 (M0) and wired it to 5V so it's also set at HIGH.

I haven't touched pin18 (M2) because on Doede doesn't do this on his circuit.

I then wired the clock directly to pin11 and pin12 (WS/BCK).

With this all done I get the light pop and clicks.
 
Hi, To stop your unit from poping make sure that the configuration on the selection pins is correctly set up for the part to work as a slave device. I looked at the data sheet and this means M1 = 1 M1=1 and M2 = 0, your digram shows this but check that its actually wired like that otherwise the CS8414 will have set the clocks as outputs and they will be fighting with the clock devider outputs.

The reason this circuit works is basically a filthy bodge. The CS8414 has a sample slip / sample hold cicuit in it. The clock in the source will be slightly out of sync with the clock in the DAC so every few seconds depending on the difference in the two clocks either there will be one to many samples or one two few. The CS8414 has a very simple way to mask this. If the is a sample extra it simply deletes it. If a sample is missing it simply repeats the last one. Since this only happens once every few seconds (Upto a minuet or so if the clocks are very close) it is not at all audible as distortion and is barely audible as a change in sound quality. However if you put it on a distortion analyser you would see it peak massively every time the slip occured.

If you can get the clocks really close this should give very good sound quality but it is unpredictable if you can't measure the two clocks and adjust one of them to get it close to the other.

This only works because Linear PCM ie. normal CD type output, is insensitve to repeated and missing data it just puts a very small notch in the expected waveform, if you did it with a dolby digital stream it would corrupt it completely.

Hope this helps,
Regards,
Andrew
 
Pho boi, its possible to get the TDA1543 working cool so without heat sink, it has to do something with Vref on pin 7. Search in ECdesigns (huge) nonos D-I 1541-thread, how he managed that. I will not search that out, have other things to do. (installing a pc)
 
Status
Not open for further replies.