Discrete opamp instability help needed

I'm so pleased. 20K is looking great. I'm sleeping well tonight ;)
 

Attachments

  • Screenshot from 2021-08-02 23-52-33.png
    Screenshot from 2021-08-02 23-52-33.png
    24.5 KB · Views: 162
  • test full pwramp.asc
    10 KB · Views: 25
  • fetopamp3_HV.asc
    11.6 KB · Views: 44
  • fetopamp3_HV.asy.txt
    860 bytes · Views: 51
I'm basically done playing in the simulator. Input devices are now LSK489A/LSJ689A but as a pair of pairs because they are dual devices. As R3 is essentially dominant for noise contribution, add another pair of dual input devices to drop R3 in half to drop noise which isn't shabby at 6.6uV. With a clipping at almost rail, that gives a dynamic range of 142.1 dB :D

The 17 MHz right-hand zero is still a problem, but I'll find it eventually and I don't think the topology will change, so I'm hitting KiCad next :cool:

If anyone can improve this, PLEASE SHARE, thanks.
 

Attachments

  • HVopamp_rev2.zip
    11.9 KB · Views: 21
Member
Joined 2011
Paid Member
Be sure to socket the frequency compensation components so you can quickly swap values and find the "cliff of death" where the amp just begins to go unstable. It's guaranteed that you made one or more mistakes in hand calculations and one or more mistakes in simulation, which by Murphy's Law means: your first prototype will break into oscillation, more likely than not.

I like to use (THESE breakaway SIP sockets) on frequency compensation components, but any socket is better than no socket at all.

And, oh by the way, make sure you buy a schmeer of component values for the frequency compensator. Both below, and above, your pre-prototype wild guess estimated values. Ten bucks worth of extra capacitors can save you 3 days of downtime, waiting for a second shipment of parts, not to mention the shipping cost of a second box.



_
 
It took me a while, but the 15 MHz hump appears to be a problem with the front-end jfets. An inverter gives an output such that difference between the two inputs is zero. They just have a problem at 15 MHz doing that. Why? Dunno.

Anyways, here's my final before I hit KiCad to try this out. I switched to using enhancement MOSFETs for both top and bottom of the cascode as part choices are better. The IRFP* parts for M1/2 are just placeholders. The diode spread is now a Vbe multiplier so I can trim the Vds across the jfets. The CCS can be more perfect, but is the closest I can get it for now
 

Attachments

  • Screenshot from 2021-08-11 10-53-25.png
    Screenshot from 2021-08-11 10-53-25.png
    21.9 KB · Views: 64
  • Screenshot from 2021-08-11 10-53-45.png
    Screenshot from 2021-08-11 10-53-45.png
    27.5 KB · Views: 58
  • Screenshot from 2021-08-11 10-54-07.png
    Screenshot from 2021-08-11 10-54-07.png
    49.1 KB · Views: 57
Member
Joined 2011
Paid Member
Might want to install 3 more resistors. One in series with each of your 3 compensation capacitors C1, C2, C3. And of course socket all six parts on your first couple of boards.

These resistors introduce pole-zero pairs, which might be very handy for fine tuning the phase response on the lab bench -- you can only do so much in the simulator with device models created by strangers. Adjusting the pole-zero placement will probably help you optimize stability and HF performance. Including that well-loved old favorite of magazine reviews, the dual trace 250 kHz square wave photo. Channel-1 is the perfect 250 kHz square wave applied to your circuit, Channel-2 is the almost-perfect output waveform from your circuit.

And if they're unnecessary, if lab experiments show the optimum resistor value is zero in all three cases, just install jumpers. No PCB revision needed.