DAC-will this work?

Status
Not open for further replies.
Hi
I have a question about a spdif DAC design using dir1703 and tda1543.
Can I build it like this🙁attached)
Is it right to select "16bit msb first right justified" and 128fs?
If it is not, then is it possible to build a dac from these chips only?

kind regards
Adam
 

Attachments

  • dac.jpg
    dac.jpg
    43.3 KB · Views: 559
darkfenriz said:
Hi
I have a question about a spdif DAC design using dir1703 and tda1543.
Can I build it like this🙁attached)
Is it right to select "16bit msb first right justified" and 128fs?
If it is not, then is it possible to build a dac from these chips only?

kind regards
Adam

This dir1703 chip has a 24bit I2S output mode.

Well I assume it's I2S but it's listed as IIS! (I haven't looked at the timing diagram though)

Not sure about 128fs....
 
Simple and not very sophisticated IV stage with analog interpolation in attachment.

I would again invite the experts to comment, I am a true novice to DAC design and do not want to burn much silicon.

regards
 

Attachments

  • iv.jpg
    iv.jpg
    36.2 KB · Views: 401
SN75176 will be supplied from +5V, so overdriving DIR1703's input, bacause DIR is supplied from 3.3V.
This is probably not going to fry anything as they state maximum DIR input of 5.5V (LOW: 0 to 30%Vcc ; HIGH : 70%Vcc to 5.5V), but I wonder wheather this is going to increase jitter much.
What do you think?

regards
Adam
 
darkfenriz said:
SN75176 will be supplied from +5V, so overdriving DIR1703's input, bacause DIR is supplied from 3.3V.
This is probably not going to fry anything as they state maximum DIR input of 5.5V (LOW: 0 to 30%Vcc ; HIGH : 70%Vcc to 5.5V), but I wonder wheather this is going to increase jitter much.
What do you think?

regards
Adam

http://focus.ti.com/lit/ug/sleu008a/sleu008a.pdf

As you are using the tda1543 I'd be tempted to go with the evaluation board setup.
 
Status
Not open for further replies.