Redneck ZM DEFiSIT/DEF biasing

Official Court Jester
Joined 2003
Paid Member
to save you from ghost chasing and give you some more time for quality staring at goats, which is much more beneficial for state of mind

at least I'm finding it that way

disclaimer - both DC offset and Iq stability are depending of hefty heatsinking, rail variance ( mains fluctuation) and hope that SIT in case is not having hungry gate

here is case one - SIT Ugs lower in number than P channel Mosfet Ugs, so SIT gate is higher than Mos gate, voltage vise

reckon that 2V5 voltage reference is covering most possible cases; if more is needed, there are ways for that too, easy to increase

it is important to use voltage reference being stable from low Iq; from memory shown one is stable from 10uA upwards

circuit is tested and proven

picture self explanatory; THF51 as example, applicable for pretty much any depletion device up, being similar in behavior
 

Attachments

  • DEF OS stage THF51 biasing simplification  REF ZENER.png
    DEF OS stage THF51 biasing simplification REF ZENER.png
    13.5 KB · Views: 1,154
Last edited:
late, so forgot to write - case 2 also tested, but I had on hand SIT-Mos combo with minimal difference in Ugs, thus powering - up current behavior was nice and gentle

what could happen with 1V of Ugs difference, dunno - possible current peak, demands testing
 
ya can call me ZM - Wannabee Conceptualist Wanabee Papa

sometimes I divine my self, how nice I did something ........ just to find it later already done, in most cases better

:rofl:

taking yourself too serious most often simply backfires
 
Last edited:
forgot to post Pudding

found notes too

everything about Case 1 testing; didn't made notes and pics when I tested Case 2

Note:
/////////////////////////////////////////////////////////////////////////////////////
Smallish heatsink , so heat up and cool off cycle is shorter

Mos and SIT at same height, close one to another

Mos mica and goop , SIT silicone sheet

Temperature controlled with laser thingie, measured between parts

everything set at 55C, measured both Ugs and DC offset,measured DC bump at output during Power Off

Cooled to 25C , powered on and measured power on DC bump , initial (steady) Iq and DC Offset

Then again heated to 55C to confirm starting values


Starting/wanted/ref. values are :

Rails +/-22V5dc
Iq 1A7
output DC Offset sorta 0-ish mV
output loaded with 8R dummy



Test 1 :

MOSfet IR IRFP9140
SIT THF51S Ser. No 1Z0115

Mos Ugs -4V637
SIT Ugs -2V716
Ugs difference 1V925

55C - 1A7 , Offset +27mV , Turn Off bump: +860mV

cooled to 25C, powered ON, Turn ON bump: -440mV, steady Iq 1A56, DC Offset +40mV


Test 2 :

MOSfet IR IRFP9140
SIT THF51S Ser. No 1X0177

Mos Ugs -4V637
SIT Ugs -3V677
Ugs difference 0V97

55C - 1A7 , Offset +15mV , Turn Off bump: +480mV

cooled to 25C, powered ON, Turn ON bump: +740mV, steady Iq 1A59, DC Offset +40mV


schematic of test setup attached; LM385-2V5 chosen as best solution , being effective from 20uA ; in this case current through 10K trimpot is 250uA , around 250uA through LM385-2V5


//////////////////////////////////////////////////////////////////////////////////
 

Attachments

  • IMG_20200213_095836.jpg
    IMG_20200213_095836.jpg
    133.4 KB · Views: 483
  • IMG_20200213_104311.jpg
    IMG_20200213_104311.jpg
    74.9 KB · Views: 483
  • IMG_20200213_104320.jpg
    IMG_20200213_104320.jpg
    136.9 KB · Views: 476
  • Like
Reactions: khoasonphong
Once again, thank you MZM for this.

If I understand correctly, the 36K/39K/20K trimpot is setting the (approximate) bias voltage seen by the gates and the LM385 is setting a 2.4V envelope within that. The 10K trimmer is acting as voltage divider to trim the difference in Ugs (ZMengrish for Vgs) between the 2 devices. I don't have 2.4V but I do have 1.2V ones so I can try this.

Questions
- would LED work here or is the problem with low current capability?
- tie 3rd leg to negative side is that correct?

What I like about this:
- no degeneration, get to visit square law happyland ("minimize degeneration where you can" - smart guy who is celebrating birthday today)
- simple

I went back and looked at SissySIT R.3 again and understand a bit more. Is this baby SissySIT junior version for dummies? I understand the implementation in SR3 is much more sophisticated and well behaved but maybe this is enough for those who enjoy their food raw. :zombie:
 

Attachments

  • 1.2VRef.JPG
    1.2VRef.JPG
    18.2 KB · Views: 213
well, it seems that you already replied on all your questions

if you didn't ( reference question) , re-read few times more what I wrote ..... and you'll get it - exactly what I wrote as important characteristic of LM385-2V5

last line of text in my previous post - #9- is telling ya all

:clown:

- it isn't stable as none of SissySIT iterations, but it will work ..... and it will especially work flawlessly if you make it with one rail and caps in/out - as Pa made DEFiSIT

-if you have hungry SIT gate, only SissySIT R.3 can cope with that

conclusion - you got last trick to make XeroX copy of Pa's DEFiSIT, with Tokin SIT

last thing - LM 385-2V5 is 2pin device, even if in TO92 case with all 3pins

see here

what you show is from datasheet of LMx85 adj.