SSLV1.1 builds & fairy tales

Question may be already asked but search function didn't lead me to specific answer.

I used a led based vref (3x) mosfet version and try MKT1822, 6.8uF for C102.
As it is difficult to find RM 22.5 10uF MKT, I parallel another 6.8uF to give a try.
The subjective effect sounds good :p but as BiB guide said, 10uF is the max advised value (for line buffer... )

What is the specific reason not to go further this value ?
 
I test with two red leds and zener jumper more than 2 hours, the voltage DC increase 0.5V and stop . The Voltage DC is in the range 14.5VDC to 14.95VDC . It is safe for Legato :) .

I use chassis for Mosfet heatsink , It is so good .

Thanks you .
 

Attachments

  • IMG_1071.JPG
    IMG_1071.JPG
    783.3 KB · Views: 254
Last edited:
Very informative thread but hoping for a little guidance please..

Building up a few regs; at the component testing / parts ordering stage. Have measured led's for voltage drop but wanted to clarify my test arrangement before damaging any of the fet...I don't have an accurate current meter in ma range. With a 10v battery source I am planning on putting 106R 1% in series with the drain and measuring the voltage across this to arrive at my IDSS current. Will this provide acceptable results?