Hi there.glad i am a member of this great forum.
I have a question about the above dac.I keep seeing circuits that place an inverter between the one of the two latches and the fsync.This is for separating the left and right stream via the fsync as i do understand.I just can't understand why they place a selector to separate the data to the DR and DL via the fsync.
The dac latches the last 18 bits of data,so i think this is unnessesary?
Or i am missing somthing important??
I would appreciate any help
Thank you
I have a question about the above dac.I keep seeing circuits that place an inverter between the one of the two latches and the fsync.This is for separating the left and right stream via the fsync as i do understand.I just can't understand why they place a selector to separate the data to the DR and DL via the fsync.
The dac latches the last 18 bits of data,so i think this is unnessesary?
Or i am missing somthing important??
I would appreciate any help
Thank you
Look at my schematic
http://www.diyaudio.com/forums/showthread.php?s=&threadid=118140&highlight=ad1865
Mail me if you need more information.
Thanks
Rubydac
http://www.diyaudio.com/forums/showthread.php?s=&threadid=118140&highlight=ad1865
Mail me if you need more information.
Thanks
Rubydac
- Status
- Not open for further replies.