F6 Amplifier

[lhquam]

Originally Posted by Zen Mod

what you mean with parasitic currents ?

loading of secondary is of most importance here

Referring back to post 742 F6 Amplifier, is there any problem using method B if an appropriate load resistor is placed across the secondary? As discussed earlier, method B might suffer more from xformer parasitic currents, but has fewer capacitors involved.

[Zen Mod]

looking at pic from #742 (attached )

in case B AC path for modulation is through C4 , which serve also as bias voltage blocking/maintaining/smoothing cap

in case A AC path for modulation is through C1 ; in that case C3 is just bias voltage blocking/maintaining/smoothing cap

[lhquam]

Originally Posted by Zen Mod

looking at pic from #742 (attached )

in case B AC path for modulation is through C4 , which serve also as bias voltage blocking/maintaining/smoothing cap

in case A AC path for modulation is through C1 ; in that case C3 is just bias voltage blocking/maintaining/smoothing cap

Can C4 serve both duties as well as C1/C3 in method A?

[lhquam]

In the following drawing, methods B1, A1, and A2 show some alternatives for loading secondary winding and biasing the output FET. In all cases, Rsec is the secondary load resistance.

[Zen Mod]

Originally Posted by lhquam

Can C4 serve both duties as well as C1/C3 in method A?

it is not an issue

fact is that in both cases we are having one cap in series with secondary

and in case A it's possible to have adequate loading of secondary

[Zen Mod]

Originally Posted by lhquam

In the following drawing, methods B1, A1, and A2 show some alternatives for loading secondary winding and biasing the output FET. In all cases, Rsec is the secondary load resistance.

if you ask me - any of A derivatives

which one suits you most ......

[Rush]

Originally Posted by Zen Mod

if you ask me - any of A derivatives

which one suits you most ......

I don't like caps in the signal path. They make me want to buy $100 each or more caps and worry why I was too cheap to buy Audionote $1000 silver foil caps. So my 1st preference is "B".
Then it occurred to me that sometimes we do things that make the output device exhale the smoke within. Does this trick of letting the smoke out ever short the gate to a rail and possibly burn out a winding on the secondary?
That would be bad, making me reconsider "A". But I don't know the likely hood of that. I have not let the smoke out yet.

Rush

[Zen Mod]

I told ya - in B you have cap in AC path , too

think about impedances

[Rush]

Originally Posted by Zen Mod

I told ya - in B you have cap in AC path , too

think about impedances

Yes, but, the cap is on the non-signal side of the winding where the AC goes to ground (or rail) with a lot of impedance between, so I think the cap is less critical than halving the full signal coupling through a cap.

I could be wrong, but that is what I think right now,

Rush

[Zen Mod]

there is no non-signal side

even in case of B1 case (post #774) , where you have proper loading resistor across secondary , value of C2 must be sized accordingly to wiper-lower end section of trimpot , calculated as bypass cap , or it will not serve prescribed duty

in that case - it's AC impedance is low , so trimpot value is of no importance , AC wise

conclusion - cap is in AC signal path ...... as it must be , because Jfet likes to see signal between S and G