|
|||||||
| Home | Forums | Rules | Articles | Store | Gallery | Blogs | Register | Donations | FAQ | Calendar | Search | Today's Posts | Mark Forums Read | Search |
| Digital Line Level DACs, Digital Crossovers, Equalizers, etc. |
|
Please consider donating to help us continue to serve you.
Ads on/off / Custom Title / More PMs / More album space / Advanced printing & mass image saving |
|
![]() |
|
|
Thread Tools | Search this Thread |
|
|
#101 |
|
diyAudio Member
Join Date: Jan 2011
Location: sitting down
|
Just to let you know that when I changed the XO frequency to 45.x 49.x on Ian's clocker, my es9023 subu board got shorted.
Diagnosis: the short came from the es9023 onboard 50mhz clock. Replaced the es9023 clock and replaced the reclcoker clock to 22.x 24.x and all OK now. Not sure if this came from the high clock frequency but I think the max on Ian's board states 22.x 24.x Note: the 45.x 49.x combo worked for about 10 seconds before the short was created. tried test again and at about 9 seconds, the lights started to blink so I immediately unplugged. I then replaced with standard clocks and all OK again Although I may be wrong |
|
|
|
#102 | |
|
diyAudio Member
Join Date: Jul 2009
|
Quote:
Its great information. I power the BIII with only DVCC supply and the current start to raise from 2xmA to over 300mA after several seconds which is similar to what happened to your DAC. I didn't use Ian's clock board to drive the BIII, I only use Ian's adaptor with the original crystal on the adaptor. Thanks a lot for the information. |
|
|
|
|
#103 | |
|
diyAudio Member
|
Quote:
Please run BIII at async mode first for your new configuration, then the sync mode. Just make sure all the section is in working condition. I am running 45.XXXMHZ and 49.XXXMHZ at BIII sync mode with my FIFO for more than two months, didn't get any problem. I'll try 90.xxx and 98.xxx MHZ on BIII in a couple of day. Believe you can make it. Ian
__________________
Ian - FIFO KIT & Si570 Clock Board GBIV http://www.diyaudio.com/forums/group...ml#post3372684 |
|
|
|
|
#104 | |||
|
diyAudio Member
Join Date: Oct 2004
|
Quote:
Quote:
Quote:
__________________
www.hifiduino.wordpress.com |
|||
|
|
|
#105 |
|
diyAudio Member
Join Date: Jul 2009
|
Ian
I did not run the BIII in sync mode and tested it with everything disconnected (no u.fl adaptor). The BIII will overload all the tridents. Even the Crystek overload the XO trident. I have checked the legato and couldn't find anything that would kill the BIII. I have no idea how to trouble shoot it and may be it's time to let it RIP
|
|
|
|
#106 |
|
diyAudio Member
Join Date: Jul 2009
|
Hi glt
Thanks for your kind words. I thinks I need a new BIII to continue my project. |
|
|
|
#107 | |
|
diyAudio Member
|
Quote:
What I mean the sync mode is feeding the MCLK from FIFO clock board to ESS9018 with local XO disconnected. I ran async mode (ASRC mode) only with local 100MHz CCHD XO . Maybe I can try 45.xxx and 49.xxx as local XO. But they may not be as good as the 100Mhz. Regards Ian
__________________
Ian - FIFO KIT & Si570 Clock Board GBIV http://www.diyaudio.com/forums/group...ml#post3372684 |
|
|
|
|
#108 |
|
diyAudio Member
Join Date: Jul 2009
|
Ian
I bought some good stuffs for your clock board, rubber ring and u.fl. jumper with silver plated RG178 cable. Good but very cheap.
|
|
|
|
#109 | |
|
diyAudio Member
|
Quote:
You should say "less expensive" ![]() Ian
__________________
Ian - FIFO KIT & Si570 Clock Board GBIV http://www.diyaudio.com/forums/group...ml#post3372684 |
|
|
|
|
#110 |
|
diyAudio Member
Join Date: Mar 2010
Location: Lake Macquarie, East Coast Australia
|
bigpandahk
I hope you don't mind if I ask you a question re the screen you are using & I have purchased. I want to display a Bitmap/Converted JPG but I am having trouble getting it to display. Once I convert the Jpg, where do I put the file. Can I display a bitmap file without conversion. Assume I use this code to reference the file extern "unsigned int File name[????] what goes in the brackets? How do I call the file into the code ie drawBitmap(file name) Does the bit map need to be a certian Bit Depth? |
|
![]() |
| Thread Tools | Search this Thread |
|
|
Similar Threads
|
||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| Ian asynchronous I2S and S/PDIF FIFO KIT group buy | iancanada | Group Buys | 1265 | Today 10:57 AM |
| Asynchronous I2S FIFO project, an ultimate weapon to fight the jitter | iancanada | Digital Line Level | 2788 | Today 08:03 AM |
| FS Quanghao SSLV Salas design | merlin el mago | Swap Meet | 12 | 17th August 2012 02:06 AM |
| F.S quanghao salas sslv 1.0 for buffalo dac. | back | Swap Meet | 1 | 31st July 2012 02:32 AM |
| Simple FIFO to I2S CPLD, for MCU players / reclocking | KOON3876 | Digital Line Level | 21 | 19th September 2008 04:00 PM |
| New To Site? | Need Help? |