UcD output stage current sensing

Status
This old topic is closed. If you want to reopen this topic, contact a moderator using the "Report Post" button.
soongsc said:
So this means it's also going to mimize startup transient outputs?


The amp has (on a separate breadboard) start-up delay, all protection measures also trigger restart of this delay. This is implemented with a few BJTs, logic gates and a 74HC123 which controls the differential stage current source of the UcD. No pop whatsoever is heard using this technique.
 
Status
This old topic is closed. If you want to reopen this topic, contact a moderator using the "Report Post" button.