Hi Dan,
we are mostly used to the capacitor free outputs and check the offset.....
I was in the last days also in the situation to be in panic with the F3 clone and my newly implemented 15 x 1000uF Silmic ... it is easy to forget what ilimzn wrote...
especially when building a new project.....!
but what was the reason your SIT was blown?
do you have some improvement with tons of parallel caps instead of one of 15000uf with 15uf MKP decoupling?
bonne année too.. for the output coupling or source resistor bypass i have very sweet sound with mundorf M-lytic AG and 10uf clarity cap decoupling , sounds better than Epcos skiorel or evox rifa
i have heard than the more parrallel caps the less ESR but increase insertion loss ( angle de pertes in french)..
i have heard than the more parrallel caps the less ESR but increase insertion loss ( angle de pertes in french)..
Last edited:
Hi Dan,
It will get a place of honor the electronic museum.. what a pity that Fritz Lang did not have this machine to show in his movie "Metropolis!"
impressed!
One little problem though. I already have some parts for an F6!
Thanks,
Dan
A beauty.After a couple of little bumps in the road my SIT is up and running. Still needs a little cleanup and more paint but should have some listening impressions soon.
Regards,
Dan
- Status
- This old topic is closed. If you want to reopen this topic, contact a moderator using the "Report Post" button.
- Home
- Amplifiers
- Pass Labs
- SIT Startup Problems - What did I miss?