A question of phase margin, using the Maplin MOSFET as an example...

Hi All!

Following the interesting discussion in Sevy's sizzling amplifier thread, which has many frequency plots to determine stability, I decided to use LTspice to look at my own mods on the Maplin amp.

I understand that when the GNFB becomes positive above 0dB gain, it's an oscillator, but just by looking at the output I was way beyond that with lots of gain...
Also then any mods increasing that gain, changes the game, and I think the little capacitors over TR3 and TR4 move the poles (haven't investigated that yet). I think Douglas Self referrs to the one on TR3 as 'Cdom', which I think is the on controlling the dominant pole, or it's just much bigger than the varying transistor parasitic, so it dominates it with a nice external fixed value capacitor.

I wasn't understanding much, as it still had a big gain at 180 degrees... but I know it works well..
... so I then looked at the original amplifier design, as I know that's stable (subject to slight scorching of the output snubber (the emergency brake?) - common on a few of these PCBs...), and found myself asking:

1. What's that bump at 800MHz?
2. Why doesn't this design oscillate?

Eventually I decided to measure the phase margin in a slightly unusual way.. that of each side of the LTP, specifically the bases of each transistor, TR1 and TR2. I figure that this is the actual, important bit, so the phase margin between each side was really the bit that decided it if was an amplifier or a bell, or an oscillator...

Doing this, created the (rather pretty) attached graph, which has a mild phase shift (so it's an amplifier), but I still have this awkward question..
Plotting LPT+ / LTP-, see the red curve, V(ltp_fb) / Vltp_in), well, I've never heard of that, but it seems logical - that's the 'brain', so the question is, 'am I doing it right'?, and 'what else do I need to know'?
This is then allied to the questions of 'should this peak be around 2.2MHz'?

I think that's one of the poles, not sure about zeros. I know what they are but I could learn more :)

So could people please have a look and comment? It would be most helpful, thanks!
 

Attachments

  • Maplin Original Hitachi.asc
    14.7 KB · Views: 23
  • LtModels.zip
    7.1 KB · Views: 19
  • Original Maplic schematic.jpg
    Original Maplic schematic.jpg
    204.2 KB · Views: 77
  • Original Maplic phases.jpg
    Original Maplic phases.jpg
    175.9 KB · Views: 74
  • measures.jpg
    measures.jpg
    65.9 KB · Views: 75
Phase and gain margins pertain to the open loop response, not closed loop. To get that break the loop at the inverting input to the input pair (T2 base) and measure the response of the signal that would have gone to the input pair, while grounding the inverting input of the pair at AC. Only applies to ac analysis naturally!

I do this with an LC circuit in the feedback, set to 1GH and 1GF for open loop, 1pH and 1pF for closed loop, so its easier to switch between open and closed loop.

So for instance I have a modest-gain output section with this closed-loop response:
example-closed-loop-response.png


But the open loop response is:
example-open-loop-response.png


Note the much higher gain of open loop, and the way it slopes down from within the audio band already, typical of any audio amp in fact. There is clearly 50 degrees or so of phase margin, maybe 12dB of gain margin (sorry it ran off the graph!).

Closing the loop shifts all the poles and zeroes around...
 
  • Like
Reactions: 1 user
Only the poles, actually.

I understand that when the GNFB becomes positive above 0dB gain, it's an oscillator,

Not necessarily. The phase shift has to be small enough at the point where the loop gain passes through unity (0 dB), but there can be more phase shift where the loop gain is still above 0 dB, as long as the phase comes back before the 0 dB line is crossed. Look up the Nyquist stability criterium for details.
 
  • Like
Reactions: 1 user
Last edited:
  • Like
Reactions: 1 user