Most Greedy Boy, of them all... or (there is no) DEFiSIT of Papa's Koans

Official Court Jester
Joined 2003
Paid Member
Sorry, ZM. I don't have that one. :)

Silly ZM ...... I have it in my LTSpice , imported in JFet library eons ago

so , here it is , with SJDP

it needs speaker delay relay , having startup peak , about 10V in first 50uS

at least according to sim .... worth checking in vivo , with soft start etc.
 

Attachments

  • schm.jpg
    schm.jpg
    119.2 KB · Views: 1,316
  • THD.jpg
    THD.jpg
    47.6 KB · Views: 1,297
Member
Joined 2009
Paid Member
.subckt SJDP120R085 D G S ; 1200V 100mohm TO-247

Rd D Di 35m tc=9m, 5u ; requires tempco

Rs S Si 35m tc=9m, 5u ; requires tempco

Rg G Gi 500m tc=-3m ; requires negative tempco
Cds S Di 1p ; direct Cds is almost zero

Cgd G Di 2.5p ; Cgd overlap capacitance

Ji Di Gi Si SJDP120R085
.ends SJDP120R085



.model SJDP120R085 njf; Rd, Rs not used (no tempco)
+ Vto=-5 Beta=8 B=0.2 ; dc curves

+ Lambda=.31314 Vk=2k5 Alpha=20u ; voltage influence

+ Is=1e-020 N=3.5 ; sets fwd GS diode curves

+ Isr=1e-020 Nr=1.5 ; sets rev leakage

+ Cgd=500p Cgs=200p Pb=1.6 M=1 ; nonlinear Cs

+ Kf=1f Af=1 ; flicker noise

+ VtoTC=-2m BetaTCe=-0.25 Xti=35 ; tempcos

.ends SJDP120R085
 
Official Court Jester
Joined 2003
Paid Member
Silly ZM ...... I have it in my LTSpice , imported in JFet library eons ago

so , here it is , with SJDP

it needs speaker delay relay , having startup peak , about 10V in first 50uS

at least according to sim .... worth checking in vivo , with soft start etc.

latest iteration of LuDEF sim , much closer to pure DEFiSIT ideal ..... no source degeneration for IRFP9240 , while entire combo consisted of LU. it's source resistor and IRFP240 cascode should be considered as poor man's SIT substitution

hey , it gnawed just right on me ...... one can try even poorer man's SIT Substitution (as fast & furious taste of Real McKay) ..... using verbatim M2 circuit , but connecting upper mosfet with Shade thingie (1K+10K) ........ will try that sim pronto :clown:

mild and slow thump (under 400mV) during startup , most probably even lowered due to action of (commonly used in Papamps) NTC softstart
 

Attachments

  • sch LU DEF opto latest.jpg
    sch LU DEF opto latest.jpg
    136.2 KB · Views: 842
Last edited:
There is no AC signal on the drain of the MOSFET (the drain is grounded AC wise through the PSU) so there can be no feedback that way (nothing to feed back, just a static DC bias conditiion).

The last paragraph on that page speaks only about cathode degeneration as the form of feedback that lowers the distortion and it's irrelevant from the "turn penthode into triode" point of view.