I know
but - as far as I got it, you need two functional channels ........ which I don't have
and lazy to have
I'll buy new external scard, before I even investigate what is wrong with EMU - is it Lin or Lout, OP or muting JFet
Yes I saw 600:600 in your schema and then saw the M2X schema with a 600:15K connected a bit differently (smaller primary winding, bigger secondary winding maybe to achieve the same gain?)
What would be the best solution?
of course it depends on the output impedance of the input buffer, input impedance of the output stage and desired gain.
What would be the best solution?
of course it depends on the output impedance of the input buffer, input impedance of the output stage and desired gain.
Last edited:
I tried them all, and it is not difficult to choose from
it was just matter how many different xformers I could squeeze in same pcb space, so Greedy Boyz can choose which one they prefer
and then, 4 of them ...... no way, must stay with 3 max, so I did chose between two Edcors with same footprint
regarding gain, there is really not much difference between 4V/V and 5V/V
btw. regarding choices - are you aware of number of decisions/choices/compromises, made to point when amp schm is done?
then same question for process of producing/finishing pcb file?
asking that, just to show you proper way of analysis:
- some things are trivial, you need to trust in constructor choice
- some other things, even if same trivial or less trivial - ask about them, and there is some meat you can learn from
it was just matter how many different xformers I could squeeze in same pcb space, so Greedy Boyz can choose which one they prefer
and then, 4 of them ...... no way, must stay with 3 max, so I did chose between two Edcors with same footprint
regarding gain, there is really not much difference between 4V/V and 5V/V
btw. regarding choices - are you aware of number of decisions/choices/compromises, made to point when amp schm is done?
then same question for process of producing/finishing pcb file?
asking that, just to show you proper way of analysis:
- some things are trivial, you need to trust in constructor choice
- some other things, even if same trivial or less trivial - ask about them, and there is some meat you can learn from
I think LTSpice XVII report is weird.
Phase of H2 on inverting circuit is correct, but shows negative when it is actually positive on non inverting circuits. You can actualy plot distortion residual in sim using jcx attachment at Spice simulation thread post#361 to confirm.
sorry, it was not 1W@8R sine
here it is
Code:
Harmonic Frequency Fourier Normalized Phase Normalized
Number [Hz] Component Component [degree] Phase [deg]
1 1.000e+03 3.907e+00 1.000e+00 -0.08° 0.00°
2 2.000e+03 4.110e-03 1.052e-03 -89.55° -89.48°
3 3.000e+03 5.531e-04 1.416e-04 7.76° 7.84°
4 4.000e+03 7.575e-05 1.939e-05 95.27° 95.35°
5 5.000e+03 1.135e-05 2.904e-06 -169.58° -169.50°
6 6.000e+03 1.458e-06 3.732e-07 -100.81° -100.74°
7 7.000e+03 2.688e-07 6.880e-08 167.90° 167.98°
8 8.000e+03 4.094e-07 1.048e-07 177.92° 178.00°
9 9.000e+03 3.654e-07 9.352e-08 -179.88° -179.80°
10 1.000e+04 3.212e-07 8.221e-08 179.45° 179.53°
Total Harmonic Distortion: 0.106159%(0.106160%)my brain in this moment not set at analyse of wigglygiggly ( never really stopped enough to understand Papa's explanation of his pics) and especially let that issue down the river, when I read Pa's claim that you can flip it with simple overall phase flip
so, I'll trust you , whatever you say about phase
Attachments
tnx Mighty Indra, hope I'll remember that (owe to remember, when you posted it for me)
when I looked, in same setup, on sim of SissySIT and sim of SET with TN2560 (so Schade up, emulation of N SIT), gigglywiggly same in both cases, opposite of this one (#52)
anyway, I did judging by ears, after being stubborn ..... and amp stays SET, no plans of making TES iteration
when I looked, in same setup, on sim of SissySIT and sim of SET with TN2560 (so Schade up, emulation of N SIT), gigglywiggly same in both cases, opposite of this one (#52)
anyway, I did judging by ears, after being stubborn ..... and amp stays SET, no plans of making TES iteration
