LateSit

Status
This old topic is closed. If you want to reopen this topic, contact a moderator using the "Report Post" button.
OK Pascal, I understand now that the circuit needs 'two separate power supplies'.

Two supplies are stacked, with (-) of 32V grounded and (+) of 30V grounded, and I don't understand how the THF bias is formed.

THF Gate voltage is higher than its Drain. Forgive and correct me if I am wrong.
 
704263d1537283983-latesit-c216a5c6-2aba-4404-bb1d-24b85b8c1106-jpg


this is the only schm i can understand after two coffee , i will build it first when
i will received all the parts ..:)
 
OK Pascal, I understand now that the circuit needs 'two separate power supplies'.

Two supplies are stacked, with (-) of 32V grounded and (+) of 30V grounded, and I don't understand how the THF bias is formed.

THF Gate voltage is higher than its Drain. Forgive and correct me if I am wrong.

Step two:

Mount 2 Sits and 2 Laterals to heatsink. (Precaution anti static, grounded soldering iron tip, temporarily shorted Sit gate-source).

1.a Connect BUZ905D Drain-Source to 15V3A power supply
1.b Adjust Gate-Source with 0-9V variable to reach 2A.

Lock and record the value of BUZ Vgs@2A

2.a. Connect BUZ905D and THF-51S according to the schéma.
2.b. Connect +30 to chassis and -30 to BUZ’s drain.
2.c. Connect BUZ’s gate-source to the locked variable 0-9V supply.
2.d. Connect Sit’s gate-source with a second variable 0-9V supply and adjust it until both transistors have an equal 15V Drain-Source.

Record that value.


Hope the photos attached is much easier to communicate.
Cheers

.
 

Attachments

  • 029C3B19-3EF3-4046-8A9A-D4CB10DB588E.jpeg
    029C3B19-3EF3-4046-8A9A-D4CB10DB588E.jpeg
    853.1 KB · Views: 381
  • 91F5A72C-0E09-47D7-8D91-4FFCD1A21010.jpeg
    91F5A72C-0E09-47D7-8D91-4FFCD1A21010.jpeg
    847.9 KB · Views: 366
Last edited:
OK Pascal, I understand now that the circuit needs 'two separate power supplies'.

Two supplies are stacked, with (-) of 32V grounded and (+) of 30V grounded, and I don't understand how the THF bias is formed.

THF Gate voltage is higher than its Drain. Forgive and correct me if I am wrong.

...

Once the Vs is half the Vsupply, in my case which is -15V.

The SIT bias would be:

Vbias = Vhalf + Vgs SIT

(-15) + (-2.74) = -17.74

Then the result explains why THF gate voltage is higher than its drain (we are dealing with positive ground).

I am making up (pure amateurism, hihi) any circuit that would amplify an audio signal in its square law with H2 négatif having a minus 17.74V of potentially output for THF-51S and BUZ105D gates.


Cheers
 
  • Like
Reactions: 1 user
If you connect the (+) of the "32V supply" to ground then it makes sense. Currently 32V (-) is grounded. ^^


A bit of 3 steps involved in a signal transformation from audio source to drive the SIT with (-)17V referred to (+)32V supply while providing an H2 negative.

This (-)17V referred will provide a necessary biasing voltage for the output stage



Cheers


.
 

Attachments

  • 25B8BAB4-0FC0-4A44-8249-B898502CDC13.jpg
    25B8BAB4-0FC0-4A44-8249-B898502CDC13.jpg
    790.6 KB · Views: 355
  • Like
Reactions: 1 user
Pascal,

Thank you for your explanation.

But please know that my knowledge is too low to understand the 2nd harmonics formation. I am at the level of barely understanding the static status of voltage distribution.

Looking at your circuit there are two supplies and 32V supply is on top of 30V supply. By grounding the (+) of 30V supply, the bias voltage points (R6 and R7) are above any pin of THF BUZ. This is blocking my understanding, not to mention the 2nd harmonics. :confused:

Cheers
Chul
 

Attachments

  • stacked.jpg
    stacked.jpg
    350.1 KB · Views: 317
Last edited:
Status
This old topic is closed. If you want to reopen this topic, contact a moderator using the "Report Post" button.