Go Back   Home > Forums > >
Home Forums Rules Articles diyAudio Store Blogs Gallery Wiki Register Donations FAQ Calendar Search Today's Posts Mark Forums Read

Digital Line Level DACs, Digital Crossovers, Equalizers, etc.

Asynchronous I2S FIFO project, an ultimate weapon to fight the jitter
Asynchronous I2S FIFO project, an ultimate weapon to fight the jitter
Asynchronous I2S FIFO project, an ultimate weapon to fight the jitter Please consider donating to help us continue to serve you.

Ads on/off / Custom Title / More PMs / More album space / Advanced printing & mass image saving
Reply
 
Thread Tools Search this Thread
Old 17th November 2019, 03:28 PM   #5121
iancanada is offline iancanada  Canada
diyAudio Member
 
iancanada's Avatar
 
Join Date: Dec 2009
Location: Toronto
Asynchronous I2S FIFO project, an ultimate weapon to fight the jitter
Thanks linh0983;5978234, that's a good news. I'll try it.

Ian
  Reply With Quote
Old 19th November 2019, 07:43 PM   #5122
Cerole is offline Cerole  Poland
diyAudio Member
 
Join Date: May 2018
Location: Szczecin
Hi Ian,

I have that configuration: waveio-fifo2-isolator-dualxo-spdif and that is all powered by lifepo4.

Everything works perfectly but I do not have full isolation between the entrance and exit because there is connection between fifo2 and spdif board. Is there a possibility of soldering the extra I2C chip on the isolator's board which would enable the fully isolation between dirty side of the fifo2 and dualxo's clean side? If that is possible, could you tell me how to do it or maybe you have got some other idea. Now I'm using only the spdif exit [to external DAC]

I know that I could have been using a different spdif board but I would prefere to use yours.

I've read the thread and found nothing about it.

Greetings, Cerolele.
  Reply With Quote
Old 19th November 2019, 11:49 PM   #5123
paoloilpizzo is offline paoloilpizzo  Italy
diyAudio Member
 
paoloilpizzo's Avatar
 
Join Date: Sep 2018
Location: Italy
Quote:
Originally Posted by iancanada View Post
@wcwc

FifoPi Q2 has some small improvements to optimize the signal quality. That's all.

Have a good weekend.
Ian


FidoPi Q2 is a new board or there is a firmware upgrade available that we can use on fifopi ?
  Reply With Quote
Old 24th November 2019, 12:41 PM   #5124
ffeg2008 is offline ffeg2008
diyAudio Member
 
Join Date: Jan 2019
Quote:
Originally Posted by wealas View Post
Rpi doesn't support DSD512 so Volumio is probably converting to PCM or DSD256 which probably puts too much strain on the CPU.
Hi all,

For my surprise Wealas is definitely right.
When playing DSD 512 file the mpd process on RPI 3 b+ takes 102% of CPU time.
When playing DSD 256 file the mpd process on RPI 3 b+ takes 67% of CPU time an it plays good.

Is there possible workaround or any other solution?
  Reply With Quote
Old 24th November 2019, 07:31 PM   #5125
wealas is offline wealas
diyAudio Member
 
Join Date: Apr 2017
At the moment, the only option I know of is to use a USB-to-I2S board that supports DSD512 between the RPi and the DAC board so the DAC is not directly connected to the RPi and the RPi sends the audio over USB.
  Reply With Quote
Old 24th November 2019, 07:43 PM   #5126
randytsuch is offline randytsuch
diyAudio Member
 
Join Date: Jan 2003
Location: LA
Asynchronous I2S FIFO project, an ultimate weapon to fight the jitter
Quote:
Originally Posted by ffeg2008 View Post
Hi all,

For my surprise Wealas is definitely right.
When playing DSD 512 file the mpd process on RPI 3 b+ takes 102% of CPU time.
When playing DSD 256 file the mpd process on RPI 3 b+ takes 67% of CPU time an it plays good.

Is there possible workaround or any other solution?
Is the a pi stack sending i2s to ian's dac?
You can only get dsd128 over i2s since it has to go as dop in this configuration.
I'm not sure what the gain is to upconvert to 512 or 256, when you can only get 128?

I moved away from a pi to usb so I could do higher rates.
__________________
My system is here
http://randytsuch-audio.blogspot.com/2005/10/my-system.html
  Reply With Quote
Old 25th November 2019, 05:45 AM   #5127
ffeg2008 is offline ffeg2008
diyAudio Member
 
Join Date: Jan 2019
Quote:
Originally Posted by randytsuch View Post
Is the a pi stack sending i2s to ian's dac?
You can only get dsd128 over i2s since it has to go as dop in this configuration.
I'm not sure what the gain is to upconvert to 512 or 256, when you can only get 128?

I moved away from a pi to usb so I could do higher rates.
The system is:

RPI 3 b+ -> Ian's FiFo PI with TCXO's -> Ian's DAC ES9028Q2M -> Ian's I/V board standard

What are the maximum DSD and PCM rates for this configuration?
  Reply With Quote
Old 25th November 2019, 09:42 AM   #5128
wealas is offline wealas
diyAudio Member
 
Join Date: Apr 2017
Lot's of detail and info (including max rates) here: soundcheck's - audio@vise: RaspBerry PI - The Audio Engine - Part 6 - DSD

In your case, limitation is purely due to the RPI, if you want to remove the limitation dump the RPI. Ian's FIFO and DAC work with higher rates just fine.
  Reply With Quote
Old 25th November 2019, 12:42 PM   #5129
ffeg2008 is offline ffeg2008
diyAudio Member
 
Join Date: Jan 2019
Many thanks for all for the assistance!
  Reply With Quote
Old 30th November 2019, 01:57 AM   #5130
tubo is offline tubo  Philippines
diyAudio Member
 
Join Date: Apr 2007
Location: Chicago
Hi Ian,

Any updates on release time frame for the fifopi Q2 and receiverpi?

Thanks
  Reply With Quote

Reply


Asynchronous I2S FIFO project, an ultimate weapon to fight the jitterHide this!Advertise here!
Thread Tools Search this Thread
Search this Thread:

Advanced Search

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off

Forum Jump

Similar Threads
Thread Thread Starter Forum Replies Last Post
XMOS-based Asynchronous USB to I2S interface Lorien Digital Line Level 3219 Yesterday 06:08 PM
exaU2I - Multi-Channel Asynchronous USB to I2S Interface exa065 exaDevices 1410 5th November 2019 01:07 PM
DAC chip selection + I2S jitter questions drwho9437 Digital Line Level 2 26th July 2010 01:50 PM
Simple FIFO to I2S CPLD, for MCU players / reclocking KOON3876 Digital Line Level 21 19th September 2008 05:00 PM
asynchronous reclocking and low jitter clocks ash_dac Digital Source 3 8th February 2005 10:22 AM


New To Site? Need Help?

All times are GMT. The time now is 07:45 AM.


Search Engine Optimisation provided by DragonByte SEO (Pro) - vBulletin Mods & Addons Copyright © 2019 DragonByte Technologies Ltd.
Resources saved on this page: MySQL 15.00%
vBulletin Optimisation provided by vB Optimise (Pro) - vBulletin Mods & Addons Copyright © 2019 DragonByte Technologies Ltd.
Copyright ©1999-2019 diyAudio
Wiki