TDA7388 - DC on output at power on

Status
This old topic is closed. If you want to reopen this topic, contact a moderator using the "Report Post" button.
I populated a board bought from ali.. which seems to me to be using datasheet scheme. For C9, C10 I used bipolar as in datasheet (the silkscreed shows them polar). For the input caps i used some 10uF muse I had around and for C7 I used a stack of 3x1000uF. The problem is I get plenty of DC on outputs when I power it on. It lasts for a few seconds (3-4) then it disappears and the music starts playing. Any ideeas what it could be? The IC is original from digi.
 

Attachments

  • SchemeTda.jpg
    SchemeTda.jpg
    53 KB · Views: 292
  • tda.jpg
    tda.jpg
    253.5 KB · Views: 138
Administrator
Joined 2007
Paid Member
The chip has bridged output stages and so it is normal to see around half the supply voltage on each output pin.

Because the speaker is connected between these outputs it always sees zero volts across it.

So it all sounds normal to me :)
 
Thanks for input.
Here are some maximum readings on two outputs, 1-2 seconds after power on. This is what I get if there is an input signal. If there is no input signal then the readings go to about 1V DC. After this peak, it slowly decreases in about 40 seconds to acceptable values (<40 mV). The speakers were not connected during the readings.
 

Attachments

  • xzzz.jpg
    xzzz.jpg
    108.6 KB · Views: 160
Last edited:
Administrator
Joined 2007
Paid Member
The behaviour of it all sounds pretty normal.

The data sheet mentions it has anti pop circuitry and I think the time constant is determined by the SVR cap on pin 11............... which is a bit confusing as two data sheets have different pin outs.
 

Attachments

  • Screenshot 2020-10-23 072625.jpg
    Screenshot 2020-10-23 072625.jpg
    43.4 KB · Views: 92
  • Screenshot 2020-10-23 072719.jpg
    Screenshot 2020-10-23 072719.jpg
    44.8 KB · Views: 93
Tried using the specified values on the inputs?

I admit I used very big caps (for this application) on inputs (10uF) only because I had them around. ...But, rising the capacitance of input caps just lowers the high pass frequenc; any dc won't pass through these caps, no matter their values (anyway, I used a smartphone headphone output as a signal source, so I think the signal is quite clean).
 
The behaviour of it all sounds pretty normal.

The data sheet mentions it has anti pop circuitry and I think the time constant is determined by the SVR cap on pin 11............... which is a bit confusing as two data sheets have different pin outs.

Uh, oh, that's interesting. I think the latest datashet should be more accurate - the revision date should be written somewhere (at the begining, I think) in datasheet.
 
Status
This old topic is closed. If you want to reopen this topic, contact a moderator using the "Report Post" button.