







					A
Title <BLOCK DIAGRAM>					
Size A	Document Number <Doc>			Rev <RevCode>	
Date: Monday, September 26, 2016 Sheet 1 of 7					



VOL- Start VOL+

Title			
<CT7501_LOFP_48pin>			
Size C	Document Number <Doc>		Rev <RevCode>
Date:	Monday, September 26, 2016	Sheet	2 of 7

CT7302_PLAY0_0x22


Play 0 output port

CT7302 I2S1, PCM/DSD port

USB_PLAY0_SCK
USB_PLAY0_D0_DSDR
USB_PLAY0_SLR_DSCL

HEADER 3X2

USB_PLAY0_MCLK
USB_PLAY0_SCK
USB_PLAY0_D0_DSDR
USB_PLAY0_SLR_DSCL





Power On Latch
POR1# : I2S Tx Salve/Master
0/1 (Master/Salve)

POR4#-3# : X'tal
00 (12M) 01 (11.2896M)
10 (12.288M) 11 (14.318M)


POR6#-5# : I2C ID
00 (x20) 01 (x22)
10 (x24) 11 (x26)

H/W configuration
(POR setting)





Reserved for
other DAC

File		<CT7302_PLAY0_DAC>
Size	Document Number	<Doc>
C		
Date:	Monday, September 26, 2016	Sheet 3 of 7




CT7302 I2S1 output port (PCM/DSD)














H/W configuration
(POR setting)

Title			
<ADC_CT7302_REC>			
Size C	Document Number <Doc>		Rev <RevCode>
Date:	Monday, September 26, 2016	Sheet	4 of 7




MCU EFM8BB2-QSOP24




PLAY : CT7302 I/P channel Select



Title <MCU>		
Size B	Document Number <Doc>	Rev <RevCode>
Date:	Monday, September 26, 2016	Sheet 5 of 7








DC IN 5V



USB_Power(5V_USB)
1N4248 CURRENT 0.45A!!



Power for CT7601 & CT7302s



Title <POWER>		
Size B	Document Number <Doc>	Rev <RevCode>
Date:	Monday, September 26, 2016	Sheet 6 of 7