

A Programmable Instrumentation Amplifier for 12-Bit Resolution Systems

SCOTT A. WURCER, MEMBER, IEEE, AND LEWIS W. COUNTS, MEMBER, IEEE

Abstract—This paper describes the design of and experimental results obtained from a monolithic gain-programmable instrumentation amplifier that attains performance compatible with 12-bit or higher resolution data acquisition systems. Nonlinearity is held to a 0.01 percent worst-case level over the -25 to 85°C temperature range for gains of 1–1000, independent of process variations. Input and output voltage noise and offset drift are also reduced to low levels. A novel input overvoltage protection scheme is also described. The amplifier is fabricated on a standard-beta junction isolated bipolar process that has in addition process-compatible ion implanted JFET's and silicon-chromium thin-film resistors.

INTRODUCTION

PREVIOUS monolithic instrument amplifiers (true differential to single-ended voltage amplifiers) reported in the literature have been limited to 8–10-bit levels of accuracy by their nonlinearity, voltage noise, or offset voltage drift. Much of this limitation is attributable to reliance on some form of controlled active current source either as a feedback element [1], [2], or as an open-loop current transfer element [3]. The current sources have two major shortcomings. First, it has proven difficult to integrate a linear active current source. Worst-case nonlinearity limits of 0.03–0.2 percent typify the performance of most designs. Second, the current sources typically have a linear signal range of $100\ \mu\text{A}$, so a $100\ \text{k}\Omega$ transresistance is required to obtain a 10 V full-scale output voltage. This relatively high resistance value transforms the output current noise and offset current drift to referred to output (RTO) noise levels of 500 – $1000\ \text{nV}/\sqrt{\text{Hz}}$ or 0.5 – $1\ \text{mV}$ rms in 1 MHz bandwidth and offset drifts of $1\ \text{mV}/^{\circ}\text{C}$.

Nelson [2] has reported on an improved current feedback amp that does achieve 0.01 percent nonlinearity. His particularly compact design employs a thin-film resistor feedback and level-shift network to drive a controlled current source. Attenuation in the feedback path limits the amplifier's minimum gain to 10 and also increases RTO errors to levels similar to earlier designs, e.g., $600\ \text{nV}/\sqrt{\text{Hz}}$ of noise.

With the advent of low-cost 12-bit data acquisition systems, the need to extend the performance of instrumentation amplifiers to this level is evident. This paper describes a self-contained systems-level instrumentation amplifier with pin-

programmable gains designed to address this need. Nonlinearity is held to a worst-case level of 0.01 percent of full scale for gains of 1–1000 and for temperatures between -25 and $+85^{\circ}\text{C}$. This is accomplished in part by employing low-temperature-coefficient silicon-chromium thin-film resistors as the primary signal transfer and feedback elements in a symmetrical circuit architecture and chip layout. The input and output components of voltage noise and offset drift are also consistent with 12-bit or higher resolution. In addition, the initial errors of offset voltage and scale factors are minimized by automatic laser trimming of on-chip thin-film resistors during wafer probe.

DESCRIPTION OF THE CIRCUIT

Fig. 1 is a simplified representation of the circuit of the instrumentation amplifier. Amplifiers A_1 and A_2 provide feedback through R_{57} and R_{56} which keeps the collector currents of Q_1 , Q_2 , Q_3 , and Q_4 constant; as a result, the input voltage is impressed across R_G . Since the unity-gain subtractor (A_3 , and R_{52} – R_{54}) amplifies the difference between the outputs of A_1 and A_2 , V_0 is just the differential portion of the input voltage times the programmed gain. R_{52} , R_{53} , R_{54} , and R_{55} are laser-trimmed to ratio match within ± 0.01 percent; this ensures over 80 dB attenuation of common-mode signals and unity-gain error of ± 0.02 percent.

Three pin-selectable R_G 's are provided for gains of 10, 100, and 1000, trimmed to achieve gain errors of 0.1 percent at gains of 10 and 100. The very low value, $40\ \Omega$, of the gain-of-1000 resistor limits the gain error to 0.5 percent due to variations in probe resistance during trimming.

A particular advantage of on-chip gain resistors is that the gain TC now depends only on the ratio of similar homogeneous film resistors. Scale factor TC's of under $10\ \text{ppm}/^{\circ}\text{C}$ are obtained for gains to 100. At a gain of 1000, the TC increases to $25\ \text{ppm}/^{\circ}\text{C}$ due to the more significant effect of metal intra-connect and bond-wire resistance in series with the $40\ \Omega$ gain resistor.

The R_G terminals are brought out to enable the user to set any gain between 1 and 1000 with an appropriate resistor value. However, the amplifier's gain TC will now depend on the tracking of the external R_G 's TC with the approximately $-50\ \text{ppm}/^{\circ}\text{C}$ of the on-chip resistors.

As R_G is reduced to increase closed-loop (programmed) gain, the transconductance of the input preamp increases asymptotically to the transconductance of the input transistors (≈ 2000

Manuscript received June 1, 1982; revised July 15, 1982.

The authors are with Analog Devices Semiconductor, Wilmington, MA 01887.

TABLE I
TABLE OF KEY PERFORMANCE SPECIFICATIONS

	Gain of 1	Gain of 1000
OFFSET VOLTAGE	250 μ V	25 μ V
OFFSET VOLTAGE DRIFT	10 μ V/ $^{\circ}$ C	0.2 μ V/ $^{\circ}$ C
NOISE	90 nV/ $\sqrt{\text{Hz}}$	7 nV/ $\sqrt{\text{Hz}}$
CMRR	>80 dB	>120 dB
NONLINEARITY OF GAIN	<0.005%	<0.01%
BIAS CURRENT	< \pm 10 nA	< \pm 10 nA
SETTLING TIME TO 0.01%	15 μ s	75 μ s
BANDWIDTH	1 MHz	25 kHz
SUPPLY CURRENT	3.5 mA	3.5 mA

cent over a wide range of gains and temperatures, as well as input noise levels of less than 7 nV/ $\sqrt{\text{Hz}}$ and excellent ac performance.


REFERENCES

- [1] H. Krabbe, "A high-performance monolithic instrumentation amplifier," in *ISSCC Dig. Tech. Papers*, Feb. 1971, pp. 186-187.
- [2] C. T. Nelson, "A 0.01 % linear instrumentation amplifier," in *ISSCC Dig. Tech. Papers*, Feb. 1980, pp. 134-135.
- [3] A. P. Brokaw and M. P. Timko, "An improved monolithic instrumentation amplifier," *IEEE J. Solid-State Circuits*, vol. SC-10, pp. 417-423, Dec. 1975.
- [4] P. Holloway and M. Norton, "A high yield second generation monolithic DAC," in *ISSCC Dig. Tech. Papers*, Feb. 1979, pp. 106-107.
- [5] B. E. Amazeen, P. R. Holloway, and D. A. Mercer, "A complete single-supply microprocessor compatible 8 bit DAC," *IEEE J. Solid-State Circuits*, vol. SC-15, pp. 1059-1070, Dec. 1980.
- [6] R. W. Russel and D. D. Culmer, "Ion implanted JFET-bipolar monolithic analog circuits," in *IEEE ISSCC Dig. Tech. Papers*, Feb. 1974, pp. 140-141.
- [7] M. Stosiek and D. Wolf, "Origin of 1/f noise in bipolar transistors," *IEEE Trans. Electron Devices*, vol. ED-27, pp. 1753-1757, Sept. 1980.
- [8] G. Erdi, "Amplifier techniques for combining low noise, precision, and high speed performance," *IEEE J. Solid-State Circuits*, vol. SC-16, pp. 653-661, Dec. 1981.
- [9] A. Bilotti and E. Mariani, "Noise characteristics of current mirror sinks/sources," *IEEE J. Solid-State Circuits*, vol. SC-10, pp. 516-524, Dec. 1975.



Scott A. Wurcer (M'80) was born in Milwaukee, WI, on February 1, 1950. He received the B.S.E.E. degree from the Massachusetts Institute of Technology, Cambridge, in 1973.

While at M.I.T., he worked at the Center for Space Research in the X-Ray Astronomy Group. He has been employed at Analog Devices Semiconductor, Wilmington, MA, since 1974 in various positions, most recently as Design Engineer.



Lewis W. Counts (M'80) was born in Birmingham, AL, in 1940. He received the B.S.E.E. degree from the Massachusetts Institute of Technology, Cambridge, in 1965.

He joined Analog Devices in 1969 and was involved in the design of precision linear and computing circuits. In 1976 he transferred to Analog Devices Semiconductor, Wilmington, MA, with responsibilities for the the design of linear integrated circuits. He is currently Manager of the Linear Integrated Circuit Design Group.