



## N-Channel Enhancement-Mode Vertical DMOS FET

### Ordering Information

BV <sub>DSS</sub> / BV <sub>DGS</sub>	R <sub>DS(ON)</sub> (max)	I <sub>D(ON)</sub> (min)	Order Number / Package						
			TO-39	TO-52	TO-92	TO-220	Quad P-DIP**	Quad C-DIP*	Die†
40V	3.0Ω	2.0A	—	—	VN0104N3	—	VN0104N6	—	VN0104ND
60V	3.0Ω	2.0A	—	—	VN0106N3	—	VN0106N6	VN0106N7	VN0106ND
90V	3.0Ω	2.0A	VN0109N2	VN0109N9	VN0109N3	VN0109N5	—	—	VN0109ND

\* 14 pin side brazed ceramic DIP

\*\*14 pin plastic DIP

† MIL visual screening available

### High Reliability Devices

See pages 5-4 and 5-5 for MILITARY STANDARD Process Flows and Ordering Information.

### Features

- ☐ Free from secondary breakdown
- ☐ Low power drive requirement
- ☐ Ease of paralleling
- ☐ Low C<sub>ISS</sub> and fast switching speeds
- ☐ Excellent thermal stability
- ☐ Integral Source-Drain diode
- ☐ High input impedance and high gain
- ☐ Complementary N- and P-channel devices

### Applications

- ☐ Motor controls
- ☐ Converters
- ☐ Amplifiers
- ☐ Switches
- ☐ Power supply circuits
- ☐ Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

### Absolute Maximum Ratings

Drain-to-Source Voltage	BV <sub>DSS</sub>
Drain-to-Gate Voltage	BV <sub>DGS</sub>
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C


\* Distance of 1.6 mm from case for 10 seconds.

### Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

### Package Options



## Thermal Characteristics

Package	$I_D$ (continuous)*	$I_D$ (pulsed)	Power Dissipation @ $T_C = 25^\circ\text{C}$	$\theta_{jc}$ $^\circ\text{C/W}$	$\theta_{ja}$ $^\circ\text{C/W}$	$I_{DR}^*$	$I_{DRM}$
TO-39	0.8A	2.5A	3.5W	35	125	0.8A	2.5A
TO-52	0.5A	2.0A	1.0W	125	170	0.5A	2.0A
TO-92	0.5A	2.0A	1.0W	125	170	0.5A	2.0A
TO-220	1.5A	2.5A	15.0W	8	70	1.5A	2.5A
Plastic DIP Ceramic DIP	See DMOS Arrays & Special Functions section						

\*  $I_D$  (continuous) is limited by max rated  $T_J$ .


## Electrical Characteristics (@ $25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
$BV_{DSS}$	Drain-to-Source Breakdown Voltage	VN0109	90		V	$V_{GS} = 0V, I_D = 1mA$
		VN0106	60			
		VN0104	40			
$V_{GS(th)}$	Gate Threshold Voltage	0.8		2.4	V	$V_{GS} = V_{DS}, I_D = 1mA$
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature		-3.8	-5.5	mV/ $^\circ\text{C}$	$V_{GS} = V_{DS}, I_D = 1mA$
$I_{GSS}$	Gate Body Leakage			100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$
$I_{DSS}$	Zero Gate Voltage Drain Current			1	$\mu A$	$V_{GS} = 0V, V_{DS} = \text{Max Rating}$
				100		$V_{GS} = 0V, V_{DS} = 0.8 \text{ Max Rating}$ $T_A = 125^\circ\text{C}$
$I_{D(ON)}$	ON-State Drain Current	0.5	1.0		A	$V_{GS} = 5V, V_{DS} = 25V$
		2.0	2.5			$V_{GS} = 10V, V_{DS} = 25V$
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance		3.0	5.0	$\Omega$	$V_{GS} = 5V, I_D = 250mA$
			2.5	3.0		$V_{GS} = 10V, I_D = 1A$
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature		0.70	1	%/ $^\circ\text{C}$	$V_{GS} = 10V, I_D = 1A$
$G_{FS}$	Forward Transconductance	300	450		m $\Omega$	$V_{DS} = 25V, I_D = 0.5A$
$C_{ISS}$	Input Capacitance		55	65	pF	$V_{GS} = 0V, V_{DS} = 25V$ $f = 1 \text{ MHz}$
$C_{OSS}$	Common Source Output Capacitance		20	25		
$C_{RSS}$	Reverse Transfer Capacitance		5	8		
$t_{d(ON)}$	Turn-ON Delay Time		3	5	ns	$V_{DD} = 25V$ $I_D = 1A$ $R_{GEN} = 25\Omega$
$t_r$	Rise Time		5	8		
$t_{d(OFF)}$	Turn-OFF Delay Time		6	9		
$t_f$	Fall Time		5	8		
$V_{SD}$	Diode Forward Voltage Drop		1.2	1.8	V	$V_{GS} = 0V, I_{SD} = 1.0A$
$t_{rr}$	Reverse Recovery Time		400		ns	$V_{GS} = 0V, I_{SD} = 1.0A$

### Notes:


1. All D.C. parameters 100% tested at  $25^\circ\text{C}$  unless otherwise stated. (Pulse test: 300 $\mu\text{s}$  pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

## Switching Waveforms and Test Circuit




# Typical Performance Curves


Output Characteristics




Saturation Characteristics




Transconductance vs. Drain Current




Power Dissipation vs. Case Temperature



Maximum Rated Safe Operating Area




Thermal Response Characteristics




# Typical Performance Curves


## BV<sub>DSS</sub> Variation with Temperature




## On-Resistance vs. Drain Current




## Transfer Characteristics



## V<sub>(th)</sub> and R<sub>DS</sub> Variation with Temperature



## Capacitance vs. Drain-to-Source Voltage



## Gate Drive Dynamic Characteristics

