


Recommendations for powering the Ultra-fast Amplifier by a single dual supply voltage ranging from ± 60V to ±65V (mainly for new PCB's)

AUDIO DESIGN



case V_{os} is limited to few hundred millivolt. This represents an acceptable level of output offset.

Filtering added. Another change made to increase flexibility is to allow the possibility of incorporating an input pass-band filter, via components C_1 and C_{21} , together with R_{12} for the high-pass section and $R_9 + C_{24}$ for the low-pass section.

In the following analysis, C_1 and C_{21} are considered equal to $2C_H$. With component value shown, the -3 dB bandwidth is 1Hz to 120kHz. Assuming that the signal source resistance, which is usually lower than 300Ω , has no influence, high-pass and low-pass frequency corners are given by

$$f_H = \frac{1}{2\pi R_H C_H}$$

and

$$f_L = \frac{1}{2\pi R_L C_{24}}$$

respectively, where R_H is the sum $R_{12} + R_9$, and R_L is the parallel $R_{12} // R_9$. They are easily adapted, and the low-pass section can be bypassed by omitting C_{24} and shorting R_9 .

Improved temperature sensing. The temperature-sensing network TS incorporates an additional transistor. This adds

Fig. 1. Detailed circuit diagram of the chosen practical implementation of the 100W/8Ω audio-power amplifier, featuring a speed higher than 300V/μs and rated power thd figures of 0.002% and 0.018% at 1kHz and 20 kHz, respectively. All diodes are 1N4448. Diodes D₄ and D₁₀ marked 1N4448HV are still 1N4448, but selected for a reverse voltage higher than 120V. This selection is made by applying a reverse voltage of 130V via a resistor of 10kΩ and measuring the current, which has to be less than 10mA. The yield is normally higher than 50%.




Table 2. Slewing performance of the audio power amplifier for a source resistance of 50Ω and an 8Ω load. Pulse input was 6V peak, as in Fig. 4 of my previous article.¹

Characteristic	Measurement
Positive slew-rate	+320V/μs
Negative slew-rate	-300V/μs

Table 3. Total harmonic distortion figures of the final 100W/8Ω audio power amplifier for a source resistance of 50Ω and an 8Ω load. Quiescent current was 150mA and bandwidth 80kHz.

V _{out} pk-pk	1kHz	20kHz
5	0.0030%	0.0043%
10	0.0028%	0.0047%
20	0.0023%	0.0061%
40	0.0028%	0.0110%
80	0.0026%	0.0170%

Note: Total harmonic distortion remains virtually constant when source impedance R_s varies in the range 50Ω to 5kΩ. The instrumentation limit, thd+noise, was 0.002% at 1kHz; 0.003% at 20kHz.

extra flexibility to the mounting mode of the temperature-sensing network relative to the power output devices Tr₁₉₋₂₂.

In my original prototype, the three sensing transistors were mounted very close to output power mosfets. A total ΔV_{TS}/ΔT of -6mV/°C was adequate.

However, when a more practical scheme for mounting the temperature-sensing network on the heat sink is needed, like the one presented here, you have to allow a looser thermal coupling with power devices. Because of this, ΔV_{TS}/ΔT will be higher and it may turn out that a greater number of temperature sensing transistors will be needed.

In the layout scheme proposed, four transistors providing a ΔV_{TS}/ΔT of -8mV/°C were found adequate to provide a fairly stable - within 20% - output power mosfets bias setting under a wide range of operating conditions.


The quiescent current of output devices has been set to 150mA, which further contributes to the thermal stability of the operating point of the output mosfets. The

Table 1. Main characteristics of the fast audio power amplifier for 150mA quiescent current and 80kHz bandwidth.

Characteristic	Measurement results
Measured output offset voltage	+32mV
DC open-loop gain	110dB
Low-frequency closed loop gain	32dB
Small-signal bandwidth before the output filter (-3dB)	20Hz (-0.1dB), 1.3MHz
Unity gain frequency before the output filter	22MHz
Open-loop gain at 20kHz	66dB
Closed-loop amplifier phase margin before the output filter	+76°
Output noise (BW=80kHz, input terminated with 50Ω)	42μV rms
Slew rate	See Table 2
Total harmonic distortion (thd)	See Table 3

Figure below shows the full schematic diagram of the recommended driver with current limiter for powering the ultra-fast amplifier with a single dual supply voltage up to $\pm 65V$.

Main feature: peak emitter current of Tr_{15} - Tr_{18} is limited (by four additional diodes) to about $I_{max} = V_{be(on)}/R_e$, i.e. about 60mA with $R_e = 10\Omega$.



Details of the recommended solution

Table 1(B)

step	component	current value	replace with	desired effect/comments
1	R ₁₇ , R ₂₃	33 Ω	5 Ω	reduce Tr ₁₀ -Tr ₁₁ idle current I _Q (IS) to about 6-7mA (if needed)
2	R ₁₉ , R ₂₅	1.5k Ω	1.5k Ω ...5 Ω	to be done only if step 1 is not enough : I _Q (IS) about 6-7mA
3	Tr ₁₀	2N5401	2 x 2N5401 (*)	recommended action with power supply higher than $\pm 55V$ (penalty: slew-rate slightly reduced)
4	Tr ₁₁	2N5551	2 x 2N5551 (*)	
5	R ₃₁ , R ₃₂	1.3k Ω	2.4k Ω	Tr ₁₅ , Tr ₁₇ , Tr ₁₈ , Tr ₁₉ idle current (power!) reduced to 3-4mA
6	D ₄ -D ₁₀ (HV)	1N4148(HV)	BAV21	avoid selection of 1N4148 (BAV21 is a 200V fast diode)
7	Tr ₁₅ , Tr ₁₆	2N5401	2 x 2N5401 (#)	optional action , see note.
8	Tr ₁₇ , Tr ₁₈	2N5551	2 x 2N5551 (#)	

NOTES:

(*) transistors matched within $\Delta V_{be} \leq 10mV$ @ I_c=5mA


(#) a) transistors matched within $\Delta V_{be} \leq 10mV$ @ I_c=5mA

b) add an emitter resistor (Re) to MOSFET driver BJT's (Tr15-Tr18) as shown here below, in order to distribute the high emitter peak current and peak power, and reduce the risk of failure.

A suitable value for Re is comprised between 12 Ω and 24 Ω , which correspond to a total maximum emitter current I_{e_{peak}} limited to about 100mA and 50mA, respectively.

With Re=15 Ω , I_{e_{peak}} = 80mA.

Tr15, Tr16



Tr17, Tr18

