

1

2



3

4

Power Supply

RPi Header

FreeDSP Connector 3x



Title Top Sheet		
Size: A4	Number: 1	Revision: *
Date: 17.10.2016	Time: 20:29:09	Sheet 1 of 16
File: C:\Projekt\ PiDSPBig\PCB\DSP.SchDoc		

FreeDSP
*
*
*



1


2

3

4

Input
InputFilter.SchDoc

Buck
Buck+PM.SchDoc



▲ PiDSP is turned on by default, it can be disabled by setting '1' on DSP_DIS

The main power supply(5V) is turned on by pushbutton controller, turn of either by button, or by kill signal from RPi header.

Start up sequencing:
3V3 is started first in order to bias protection diodes (see Power-Up Sequence in datasheet)
PVDD is started second so clock oscillators can start and stabilize before core startup
1V2(core) is the last one to start.




Net Class

5V



TP9
EN3.3V




3.3V&1.2V
TPS54292.SchDoc

Net Class 1.2V

Net Class 3.3V


TP12
EN1.2V



CK64
100n

R83
4k3

▲ RC values TBD, based on testing




Net Class PVDD

CK63
100n


ENPVDD


R20
4k3

GND




Decoupling Capacitors




Title <i>Power Supply</i>			FreeDSP * * * *	
Size: A4	Number:2	Revision:*		
Date: 17.10.2016	Time: 20:29:09	Sheet 2 of 16		
File: C:\Projekty\ PiDSPBig\PCB\PowerSupply.SchDoc				

12V DC




Input Filter





▲ Input ESD and polarity protection.
Purpose of series RC element is to damp oscillation of LC filter.
Values will be determined after measurements


Aux. Filter



▲ Filtered power provided on FreeDSP connector


Title <i>Input Filter</i>			FreeDSP * * * *	
Size: A4	Number:3	Revision:*		
Date: 17.10.2016	Time: 20:29:09	Sheet 3 of 16		
File: C:\Projekty\ PiDSPBig\PCB\InputFilter.SchDoc				



Title <i>5V Regulator</i>			<i>FreeDSP</i> * * * *	
Size: A4	Number:4	Revision:*		
Date: 17.10.2016	Time: 20:29:09	Sheet4 of 16		
File: C:\Projekty\ PiDSPBig\PCB\Buck+PM.SchDoc				

3.3V and 1.2V Regulator

▲ 3.3V - IOVDD + general use. Output is available on front panel connector.
1.2V - ADAU core
Powered from 5V



Title **3.3V + 1.2V Regulator**

Size: **A4**

Number: **5**

Revision: *****

Date: **17.10.2016**

Time: **20:29:09**

Sheet **5** of **16**

File: **C:\Projekty\PidSPBig\PCB\TPS54292.SchDoc**


FreeDSP


*
*
*

Altium

3.3V PVDD Regulator

▲ Low noise regulator provides 3.3V for oscillators and AVDD and PVDD of ADAU1452. Powered from 5V rail.








CLK_SEL	CLK0	CLK1	OE ¹	Q ²
L	L	X	H	L
L	H	X	H	H
H	X	L	H	L
H	X	H	H	H
X	X	X	L	Tri-state

Notes:

1. Output enable active high.
2. On the next negative transition of CLK0 or CLK1.






RPi or RPi compatible SBC connector(or any other uC with suitable reduction)

You can:
 Send and receive I2S data, either as master(clock source), or as slave(DSP is clock source)
 Change clock source for the DSP - Internal1, Internal2 or external(UFL connector)
 Boot/Program/Control ADAU1452 via I2C(+ pull down SBOOT signal)
 Send data to front panel LCD via I2C
 Use IR remote control your music player
 Turn off DSP part
 Shut down main power supply(will shut down RPi)
 Perform graceful shutdown when user uses push button to turn the device off

Signal termination for RPi, if you use J12 for something else, it's better to terminate signal at the source end.



Title **RPi**

Size: A4 Number:9 Revision:*

Date: 17.10.2016 Time: 20:29:09 Sheet9 of 16

File: C:\Projekty\ PiDSPBig\PCB\RPi&MCU.SchDoc

FreeDSP

Altium

