


REVISIONS

LT	DESCRIPTION	BY	DATE	APPROVED
A	PER ECO 1049		10/21/80	



NOTES:
 1. ALL DIODES IN4148 UNLESS OTHERWISE NOTED.
 2. RESISTORS 1/2W ± 5% UNLESS OTHERWISE NOTED.
 3. CAPS IN 4F/100V UNLESS OTHERWISE NOTED.
 4. 700 SERIES REF DESIGNATORS (NOT SHOWN) IS IDENTICAL SCHEMATIC CONFIGURATION AS SCHEMATIC SHOWN EXCLUDING COMPONENTS INCLUDED IN 4.
 5. BOXED NUMBERS INDICATE CHANNEL B PIN-OUTS

UNLESS OTHERWISE SPECIFIED DIM. AND TOL. ARE IN INCHES AND SHALL BE PER MIL-STD-200		DATE	6/13/77
1 DEC ± .1	3 DEC ± .005	DESIGNED BY	TLP
2 DEC ± .01	4 DEC ± .0005	CHECKED	
TOLERANCES ARE:		APPROVED	
1 DEC ± .1		RELEASE STATUS	
2 DEC ± .01		REL	
3 DEC ± .005		FIN	
4 DEC ± .0005		DO NOT SCALE DWG.	
REMOVE BURRS, FILE SHARP EDGES		SCALE	1 OF 1
MACH SURFACES			
FINISH			
HT. TREAT			

Phase Linear
 PCB SCHEMATIC
 AMPLIFIER
 700 SERIES TWO (COMP)
 SIZE 400
 C PL 36
 DWG. NO. 210-0290-0
 REV. A