


## DESIGN IDEA

# The FET Constant Current Source

### INTRODUCTION

The combination of low associated operating voltage and high output impedance make the FET attractive as a constant current source. An adjustable current source may be built with a FET, a variable resistor and a small battery, Figure 1. For good thermal stability, the FET should be biased near the zero T.C. point.<sup>1</sup>



Field-Effect Transistor Current Source  
Figure 1

Whenever the FET is operated in the saturated region, its output conductance is very low. This occurs whenever the drain-source voltage  $V_{DS}$  is significantly greater than the cut-off voltage  $V_{GS(off)}$ . The FET may be biased to operate as a constant current source at any current below its saturation current  $I_{DSS}$ .

For a given device where  $I_{DSS}$  and  $V_{GS(off)}$  are known, the approximate  $V_{GS}$  required for a given  $I_D$  is

$$V_{GS} = V_{GS(off)} \left[ 1 - \left( \frac{I_D}{I_{DSS}} \right)^{1/k} \right] \quad (1)$$

where  $k$  can vary from 1.7 to 2.0, depending upon device geometry. The series resistor  $R_S$  required between source and gate is

$$R_S = \frac{V_{GS}}{I_D} \quad (2)$$

A change in supply voltage, or change in load impedance, will change  $I_D$  by only a small factor because of the low output conductance  $g_{OSS}$ .

$$\Delta I_D = \Delta V_{DS} g_{OSS} \quad (3)$$

The value of  $g_{OSS}$  is an important consideration in the accuracy of a constant current source. As  $g_{OSS}$  may range from less than  $1 \mu\text{mho}$  to more than  $50 \mu\text{mho}$  according to the FET type, the dynamic impedance can be greater than 1 megohm to less than 20K. This corresponds to a current stability range of  $1 \mu\text{A}$  to  $50 \mu\text{A}$  per volt. The value of  $g_{OSS}$  depends also on the operating point, being highest at  $I_{DSS}$  and at low  $V_{DS}$ . Output conductance  $g_{OSS}$  decreases approximately linearly with  $I_D$ , becoming less as the FET is biased toward cut-off. The relationship is

$$\frac{I_D}{I_{DSS}} = \frac{g_{OSS}}{g'_{OSS}} \quad (4)$$

where


$$g_{OSS} = g'_{OSS} \quad (5)$$

when

$$V_{GS} = 0 \quad (6)$$

So as  $V_{GS} \gg V_{GS(off)}$ ,  $g_{OSS} \gg \text{zero}$ . For best regulation,  $I_D$  must be considerably less than  $I_{DSS}$ .

It is possible to achieve much lower  $g_{OSS}$  per unit  $I_D$  by cascading two FETs as shown in Figure 2.



Cascade FET Current Source  
Figure 2

Now,  $I_D$  is regulated by  $Q_1$  and  $V_{DS1} = -V_{GS2}$ . The d-c value of  $I_D$  is controlled by  $R_S$  and  $Q_1$ . However,  $Q_1$  and  $Q_2$  both affect current stability. The circuit output conductance is derived as follows:

Figure 2 is redrawn in Figure 3 for the condition  $V_{GS1} = 0$ .




Figure 3

$$i_o = i_2 + v_{gs2}g_{fs2} = v_{ds2}g_{oss2} - i_o \frac{g_{fs2}}{g_{oss1}} \quad (7)$$

$$i_o = \frac{v_{ds2}g_{oss2}g_{oss1}}{g_{oss1} + g_{fs2}} \quad (8)$$

$$v_o = v_{ds1} + v_{ds2} = v_{ds2} + \frac{i_o}{g_{oss1}} \quad (9)$$

$$v_o = v_{ds2} \frac{g_{oss1} + g_{oss2} + g_{fs2}}{g_{oss1} + g_{fs2}} \quad (10)$$

$$g_o = \frac{i_o}{v_o} = \frac{g_{oss1}g_{oss2}}{g_{oss1} + g_{oss2} + g_{fs2}} \quad (11)$$

$$\text{If } g_{oss1} = g_{oss2} \quad (12)$$

$$g_o = \frac{g_{oss}}{2 + g_{fs}/g_{oss}} \quad (13)$$

When

$$R_S \neq 0 \text{ as in Figure 2} \quad (14)$$

$$g_o = \frac{g_{oss}^2}{2g_{oss} + g_{fs} + R_S(g_{fs}^2 + g_{oss}g_{fs} + g_{oss}^2)} \quad (15)$$

$$\approx \frac{g_{oss}^2}{g_{fs}(1 + R_Sg_{fs})} \quad (16)$$

In either case ( $R_S = 0$  or  $R_S \neq 0$ ), the circuit output conductance is considerably less than the  $g_{oss}$  of a single FET.

In designing any cascaded FET current source, both FETs must be operated with adequate drain-gate voltage  $V_{DG}$ . That is,

$$V_{DG} > V_{GS(off)}, \text{ preferably } V_{DG} > 2 V_{GS(off)} \quad (17)$$

If  $V_{DG} < 2 V_{GS(off)}$ , the  $g_{oss}$  will be significantly increased, and circuit  $g_o$  will deteriorate. For example: A 2N4340 has typical  $g_{oss} = 4 \mu\text{mho}$  at  $V_{DS} = -20 \text{ V}$  and  $V_{GS} = 0$ . At  $V_{DS} \approx -V_{GS(off)} = 2 \text{ V}$ ,  $g_{oss} \approx 100 \mu\text{mho}$ .

The best FETs for current sources are those having long gates and consequently very low  $g_{oss}$ . The Siliconix 2N4869 exhibits typical  $g_{oss} = 1 \mu\text{mho}$  at  $V_{DS} = 20 \text{ V}$ . A single 2N4869 in the circuit of Figure 4 will yield a current source adjustable from  $5 \mu\text{A}$  to  $1 \text{ mA}$  with internal impedance greater than  $2 \text{ megohms}$ .




Figure 4

The cascade circuit of Figure 5 provides a current adjustable from  $2 \mu\text{A}$  to  $1 \text{ mA}$  with internal resistance greater than  $10 \text{ megohms}$ .








Figure 5

For each circuit discussed,  $g_{oss}$  is represented by the following equations:



## REFERENCES

- (1) "Biasing FETs for Zero DC Drift," Evans, L., *Electrotechnology*, August 1964.