|
|
|||||||
| Home | Forums | Rules | Articles | Store | Gallery | Blogs | Register | Donations | FAQ | Calendar | Search | Today's Posts | Mark Forums Read | Search |
| Solid State Talk all about solid state amplification. |
|
Please consider donating to help us continue to serve you.
Ads on/off / Custom Title / More PMs / More album space / Advanced printing & mass image saving |
|
|
|
Thread Tools | Search this Thread |
|
|
#1 |
|
diyAudio Member
Join Date: Dec 2004
Location: California Coast
|
It is common to have a current sink (or source) biasing the long tail pair. Has anyone studied the lowest noise method in the 1ma range? I've seen two NPN's, LED biasing and NPN, and of course, a degenerated JFET. Has oneone made the alternatives and measured (or simulated) the lowest noise solution?
Thanks for comments, Steve
__________________
Steve Beccue |
|
|
|
|
#2 |
|
diyAudio Member
Join Date: Jan 2002
Location: Silicon Valley, CA, USA
|
My guess is that the lowest noise would be from a bipolar transistor with a small emitter resistor, biased by the base-emitter junction of another bipolar transistor at high current.
I would also guess that the effects of common-mode current noise in a differential stage would be reduced significantly by a current mirror load. |
|
|
|
|
#3 |
|
diyAudio Member
Join Date: Jul 2004
Location: Scottish Borders
|
Hi,
normally only the high gain of a BJT input LTP allows emitter de-generation. Adding emitter de-generation adds noise. Increasing the feedback resistor values increases the noise. Allowing supply rail noise through to the output (poor PSSR) increases the noise. Usually decreasing Rs decreases noise and increasing LTP tail current allows lower value of Rs to better suit low noise. If I have got any of this wrong please correct my errors.
__________________
regards Andrew T. |
|
|
|
|
#4 |
|
diyAudio Member
Join Date: Feb 2003
Location: ..
|
http://www.national.com/an/AN/AN-222.pdf is a good tutorial on bjt noise limits
for a low noise current souce/sink the "best" approach is the highest V, quietest Vsource you can afford, if just hanging a big R from that Vsource doesn't give you high enough impedance then you have to add the transistor/current sense resistor which adds a little of the transistor's Vbe voltage noise - but less with higher base voltage higher degeneration (from higher value current sense emitter resistor) reduces transistor noise contributions to the output noise current In a diff pair tail current source the added noise from even a noisey ccs can be small if the output is well balanced by a collector current mirror (with large enough degeneration R) or a differential second stage or VAS - since the noise current equally divides in a balanced diff pair, it differences out in the differential output |
|
|
| Currently Active Users Viewing This Thread: 1 (0 members and 1 guests) | |
| Thread Tools | Search this Thread |
|
|
|
|
||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| Lowest noise and distortion Chip | Anders_denmark | Chip Amps | 15 | 16th June 2006 02:03 PM |
| Which is the lowest noise FET? | Young | Solid State | 10 | 11th February 2006 04:20 AM |
| which is lowest noise bipolar? | bane_982 | Parts | 1 | 4th March 2005 11:45 AM |
| Lowest noise levels | difi | Chip Amps | 3 | 3rd March 2004 10:42 PM |
| Using Ixys current regulator as current sink. | G | Solid State | 3 | 16th November 2002 10:23 AM |
| New To Site? | Need Help? |
| Page generated in 0.08203 seconds (68.15% PHP - 31.85% MySQL) with 10 queries |