Input pin for a LTP

Status
This old topic is closed. If you want to reopen this topic, contact a moderator using the "Report Post" button.
The transistor (Q1) sends current OUT of the base.
This current must flow somewhere.
It usually flows to Signal Ground and from there back to PSU Zero Volts via the Main Audio Ground.

This is the input offset current.

This current flowing through the resistances creates the input offset voltage. Typically 50mVdc to 500mVdc. Positive for the PNP LTP you have shown.
This brings the emitters up a further ~600mVdc. The bottom end of R1 could be sitting as much as 1Vdc above Signal Ground.
 
Status
This old topic is closed. If you want to reopen this topic, contact a moderator using the "Report Post" button.