|
|||||||
| Home | Forums | Rules | Articles | Store | Gallery | Blogs | Register | Donations | FAQ | Calendar | Search | Today's Posts | Mark Forums Read | Search |
| Solid State Talk all about solid state amplification. |
|
Please consider donating to help us continue to serve you.
Ads on/off / Custom Title / More PMs / More album space / Advanced printing & mass image saving |
|
![]() |
|
|
Thread Tools | Search this Thread |
|
|
#111 |
|
diyAudio Member
Join Date: Oct 2009
|
Ok here is the semi final circuit (so far)
Sims at 0.007% THD at 10W and 20kHz. 10mA offset. And this is with the vertical output fets. |
|
|
|
#112 | |
|
diyAudio Member
Join Date: Dec 2005
Location: the north
|
Quote:
there will 90% sure be an output capacitor in what you connect to the input. To keep gear from upsetting DC-offset it is good to put a cap on input of amplifier. Not to would give a chance of upsetting DC-offset.
__________________
lineup |
|
|
|
|
#113 | |
|
diyAudio Member
Join Date: Oct 2009
|
Quote:
My (poor) understanding is that at the bias currents I will be running (1A) with the lateral output fets I will be using (don't mind the schematic, I don't have lateral models), the tempco is negative, and therefore an increase in temp will reduce current. Please correct me if I'm wrong. You can read about the lateral fets I will be using in an earlier post in this thread. As for the current mirror, you may be right. The amp seems quite unstable and needs a large miller cap for stability. I might try simming a few circuits with a simple resistive load. Reduced OLG might really help in this regard. I hate oscillation! Will try a few simulations and report back. |
|
|
|
|
#114 |
|
Banned
Join Date: Oct 2010
|
swordfishy,
now I have to apologize for not reading the thread. |
|
|
|
#115 |
|
diyAudio Member
Join Date: Oct 2009
|
Wuyit,
Thank you for your updated schematic. I did a simulation and the amp was indeed more stable. I was able to drop the miller cap to 50pf. THD increased by an order of magnitude, but still very low. Another problem created by dropping the mirror is that the DC offset is ruined by the assymetric current flow in the LTP, but I guess this could be rectified by a POT on the input. Can you please explain the purpose of C4 and R12? It's very difficult to know whether to use the mirror or not. So many pros and cons! I think at this stage, as BC560s are very cheap, I will try to stick with the mirror for now. Actually, I will build one of each type! Thank you, Greg. Last edited by GregH2; 2nd May 2011 at 01:39 PM. |
|
|
|
#116 |
|
diyAudio Member
Join Date: May 2005
Location: Denmark
|
No sweat about the Fets.. They are laterals...so they will not run away...
|
|
|
|
#117 |
|
Banned
Join Date: Oct 2010
|
swordfishy,
C4 provides phase compensation (its value depends on dielectric as well). R12 reduces the power dissipation in T5. Another possibility... |
|
|
|
#118 |
|
diyAudio Member
Join Date: May 2005
Location: Denmark
|
WuYit...
why do you insert an extra driver stage..?? |
|
|
|
#119 |
|
diyAudio Member
Join Date: May 2005
Location: Denmark
|
ohh i see you use them for bias spreading....but does that carry any advantage compared to a simple resistor solution..???
|
|
|
|
#120 |
|
diyAudio Member
Join Date: Jan 2005
Location: Delft
|
hmm, this looks familiar.
If you change the VAS current mirror for a bootstrap cirucit in swordfish latest schematic, you have a spitting image of rod elliots P101 cirucuit. I guess like minds travel the same path
__________________
I am NOT hampered by any knowledge... |
|
![]() |
| Thread Tools | Search this Thread |
|
|
Similar Threads
|
||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| 10 Watt Single End, JFET input - Lateral N-MOSFET output | lineup | Solid State | 82 | 30th July 2009 06:23 PM |
| Lateral MOSFET, How do I calculate power output | synonymous | Solid State | 4 | 18th December 2007 06:54 AM |
| Calculating VAS current for mosfet output | bogdan_borko | Solid State | 21 | 11th April 2006 03:57 AM |
| New To Site? | Need Help? |