Help with diff Amp current balance

Status
This old topic is closed. If you want to reopen this topic, contact a moderator using the "Report Post" button.
Hi All,

Just wondering if I could get a couple of pointers regarding the balance of current through the two diff amp arms in this fairly standard design I'm working on. I am only starting out at amp design and I have Douglas Self's book handy but I can't seem to work out why the current is significantly different.
From spice (LTSpice) it is saying R12 & R20 have equal current at around 220u each. Current through R19 is not much different. Problem is R18 has around 300u which goes through Q13 and then around 80u is shunted off to the Vas base Q8. Is this normal? Should I just up the total current through the two arms so as to make the difference less significant? I understand there might be a few issues with this amp (there usually is) and so any suggestions would be appreciated.
 

Attachments

  • YIPAMP1.3.JPG
    YIPAMP1.3.JPG
    61.9 KB · Views: 312
to get the balance you want and what Self says is important to get the best out of an LTP you need the currents in R18 and R19 to be identical.

With a mirror load you cannot trim R17 to balance your currents.
Nor can adding a degeneration resistor to the VAS work to improve balance.

Look at your mirror.
Base current for each of the two transistor is ~ Ir19/hFE and [Ir18-Ibq8]/hFE
Both these base currents are supplied through R19.

If the total of the 2base currents exactly equals the base current going to Q8 then you will find that your currents are balanced.

Look at hFE of the VAS to determine what is needs as a base current.
Work from there.

There is a further adjustment.
Add a resistor from the junction of the bases of Q9&Q10 down to the negative supply rail.
This resistor can be ~47k to 2M2 depending on what value of extra current you want to pull through R19. This could even be a 1M trimmer.
Do NOT trim the 100r emitter resistors of the mirror.
Match all the equal resistors to <0.1%
Match the LTP and the Mirror transistors for both hFE and Vbe at the expected operational current. A DMM cannot do this.
 
Thanks for your help Andrew.
I realise now that the Q8 (Vas) base current was required to be 80uA if I continued to use the default NPN transistor in LTspice which had a hfe of 100. Changing to a 2N2222 (the first one I saw in the transistor library) with a much higher hfe lowered that base current to around 33uA. This was for a Vas collector current of 8mA (I have no idea at the moment whether this too high or low).
This change lowered I(R18) and after I added your suggested 47k resistor from mirror current transistor bases to negative rail it pulled an extra 10uA from R19.

This has brought the two currents to just below 10uA difference with I(R19) still the lower of the two. =not bad

However it seems to me when I go ahead and change the mirror current transistors from the default npn (hfe=100) to higher beta ones this differnece will be made larger again!

Seems to me these are my options to lower I(R18) and/or up I(R19):
- Pull less current through the VAs collector
- Make your suggested resistor pull even more extra current from R19 (is there some limit here?)
- Make the hfe's of Q1 & Q2 (current mirror) lower as to pull more current from R19(this doesn't seem like the way to go for good current mirror performance but I have no basis for this argument!)
- Read page 125 in Self's book and realise that an emitter follower config for the Vas stops this problem!

I tried the the emitter follower method for the Vas and it indeed pulled much less current from the Diff Amp arm and thus I have been able to achieve current balance! Yay!
Now to work out what devices to use taking into consideration gm of the diff amp, dominant polls and all that gain linearisation fun.
This amp design thing is actually quite fun once you start getting somewhere!
Design so far if anyone wants to comment feel free...
 

Attachments

  • yipamp3.JPG
    yipamp3.JPG
    67.1 KB · Views: 236
now that you see and understand why and how these various devices and component values affectthe LTP balance.
Here's the easy way, from GK,
VAS gain and mirror gain have equal hFE.
VAS current = sum of mirror currents.

Simply select hFE for the matching mirrors and select similar hFE for the VAS.

If you can't get a precise match then altering the VAS current gives you the adjustment necessary. Often to get the best performance from the VAS it's current must be way off sum of mirror currents.
 
now that you see and understand why and how these various devices and component values affectthe LTP balance.
Here's the easy way, from GK,
VAS gain and mirror gain have equal hFE.
VAS current = sum of mirror currents.

Simply select hFE for the matching mirrors and select similar hFE for the VAS.

If you can't get a precise match then altering the VAS current gives you the adjustment necessary. Often to get the best performance from the VAS it's current must be way off sum of mirror currents.

To minimize thermal drift effects I recommend additional at least 3mA through each LTP half, that means, the associated current source needs 120 ohms for R17 in the emitter line (700mV : 6mA ~ 120). Lower currents there are also not good for the sonic quality except when you use jFETs.
 
Last edited:
To minimize thermal drift effects I recommend additional at least 3mA through each LTP half,
does it?

The extra heat dissipation means that the devices take longer to reach operating temperature and the ambient will now be higher than for the low dissipation, so now the ambient takes longer to reach operational temperature. During this phase the input devices are still rising in temperature tracking the changing ambient temperature. That to me does not equate to
to minimise Thermal Drift effects

Now let's look at room temperature. It varies. we see from the above paragraph that the case temperature and the device temperature tracks with ambient temperature whether of the low or high dissipation version.

If ambient temperature rises then the device temperatures must also rise.
Now look at the temperature rise with ambient in the low dissipation case and compare the temperature rise with ambient in the high dissipation case.
I suspect it can be shown the the two temperature rises are the same. The devices try to track the ambient temperature.

Now we move to device parameters.
Let's assume that the low dissipation device operates at 10Cdegrees above ambient and that the high dissipation device operates at 20Cdegrees above ambient.
Let's take two different Ta conditions of 20degC and 30degC.

The low dissipation device will operate at 30degC and 40degC for these two ambients.

The high dissipation will operate at 40degC and 50degC for the same two ambient conditions. Convert those to absolute temperatures and then convince me that the high dissipation version is more thermally stable.
Now tell us how long the low dissipation takes to reach thermal stability and how long the high dissipation takes to reach thermal stability.

I think I will always go for the lowest operating temperatures when ever there is choice.
 
does it?

The extra heat dissipation means that the devices take longer to reach operating temperature and the ambient will now be higher than for the low dissipation, so now the ambient takes longer to reach operational temperature. During this phase the input devices are still rising in temperature tracking the changing ambient temperature. That to me does not equate to

Now let's look at room temperature. It varies. we see from the above paragraph that the case temperature and the device temperature tracks with ambient temperature whether of the low or high dissipation version.

If ambient temperature rises then the device temperatures must also rise.
Now look at the temperature rise with ambient in the low dissipation case and compare the temperature rise with ambient in the high dissipation case.
I suspect it can be shown the the two temperature rises are the same. The devices try to track the ambient temperature.

Now we move to device parameters.
Let's assume that the low dissipation device operates at 10Cdegrees above ambient and that the high dissipation device operates at 20Cdegrees above ambient.
Let's take two different Ta conditions of 20degC and 30degC.

The low dissipation device will operate at 30degC and 40degC for these two ambients.

The high dissipation will operate at 40degC and 50degC for the same two ambient conditions. Convert those to absolute temperatures and then convince me that the high dissipation version is more thermally stable.
Now tell us how long the low dissipation takes to reach thermal stability and how long the high dissipation takes to reach thermal stability.

I think I will always go for the lowest operating temperatures when ever there is choice.

You are right, if there are designs without dissipation limiting resistors in the collector lines from the differential amp (like attached design from NAD 306 - and consequently dark burned PCB aera arround Q401/Q403 cause +/-80V and high dissipation).
But I am right, if there are still such resistors in use (20 - 25 volts Uce is a good choise).
You get now additional advantage cause the possibility to use input BjT's without "MPSA-42 like" high max Uce voltage - each 40V Uce type can be use.
By my modification work at high voltage audio amps I still enhance the current arround 3-10 mA/each half of diff input pair (independend of the transistor types) and introduce the resistors in the collector line - this will get still better sonic results so as better offset stability, if no offset servo is present.
 

Attachments

  • C ...-A-NAD 306.ckt.pdf
    28 KB · Views: 128
Last edited:
you have shown a folded cascode on half the LP.
The voltage at the emitter of the cascode is ~1.2V less than the supply rail. This is the voltage at the collector of that half of the LTP. This determines the Vce of the LTP. The other half of the LTP has full rail voltage defining Vce.
How does the dissipation in the two halves of the LTP stay the same if you increase the tail current?
 
you have shown a folded cascode on half the LP.
The voltage at the emitter of the cascode is ~1.2V less than the supply rail. This is the voltage at the collector of that half of the LTP. This determines the Vce of the LTP. The other half of the LTP has full rail voltage defining Vce.
How does the dissipation in the two halves of the LTP stay the same if you increase the tail current?
By this amp I don't perform variations to increase the tail current, because there are already 3,5mA present.
R421, R427 and R423 determines the currents through the LTP/folded cascode (700mV : 100R = 7mA : 2 = 3,5 mA). Q401/403/411/413 = 3,5mA/each and 7 mA for Q407,405 and 409. By this amp only two 10K resistors I must introduce (and 2xBC549C for the burned 2SC2240).
Please note - this circuit don't comes from me; it's in the showed version a not modified NAD design.
 
Last edited:
An "emitter follower added" (I'm following D. Self's terminology) current mirror together with an "emitter follower added" VAS can give very good DC precision, i.e. both essentially perfect collector current and collector voltage balance for the input pair. As suggested above think about the base current errors of the current mirror and the VAS--they should cancel. With NPNs in the current mirror and a PNP in the VAS they add up...

Look at the TL071 datasheet, page 5. Best balance is achieved if the collector current of both the emitter follower in the current mirror and the VAS are equal, i.e. the associated emitter bias resistors should be equal. The emitter resistor in the VAS should be chosen to operate the input pair at equal collector voltage.

Samuel
 
How about posting the appropriate schematic for us to discuss?
to enhance the tail current of a LTP and introduce dissipation limiting resistors in the collector lines no special circuit topology is necessary and therefore I don't have an appropriate schematic.
But obviously it is very difficult for you to understand what I mean, so I'll post next time various schematics for comparison in a new thread with the title
"Why high voltage Video small signal BjT's for the first LTP stage in very high power audio amplifier's"

Independend of this - in general I don't favorite dc coupled topologies and LTP input stages by audio amps; read the article about
http://www.angelfire.com/ab3/mjramp/
to understand, why.

Nevertheless, I am dealing with LTP and DC coupling, simply because most commercial amplifiers are built in this topology and I want to find easy ways to get better audio on existing amp devices with lowest possible efforts. In most cases this is not too difficult, sometimes even in such cases, where very famous engineers employed, who worked as a developer.

An "emitter follower added" (I'm following D. Self's terminology) current mirror together with an "emitter follower added" VAS can give very good DC precision, i.e. both essentially perfect collector current and collector voltage balance for the input pair. As suggested above think about the base current errors of the current mirror and the VAS--they should cancel. With NPNs in the current mirror and a PNP in the VAS they add up...
Look at the TL071 datasheet, page 5. Best balance is achieved if the collector current of both the emitter follower in the current mirror and the VAS are equal, i.e. the associated emitter bias resistors should be equal. The emitter resistor in the VAS should be chosen to operate the input pair at equal collector voltage.
Samuel

I recall an paper on exactly this subject (Application Note from TI, NS, or Motorola or an JAES article), but I forget, where I found this.
 
Last edited:
Sorry for the delay, I have been building this amp.

Sounds quite good but getting a weird distortion at 10KHz and above when running through 4 Ohm load. It turns into what looks like a triangle wave when it gets to significant power (40W) and above. Kind of looks like a slew rate problem but that doesn't make sense to me.

Maybe my problem has something to do with working out the gm of the diff amp because I am l little unsure of how this is done properly.Is the gm formula for the diff amp just the same as working out gm for the input PNP? How does the emitter degeneration emitters affect the gm? I thought gm was just IC/VT but thats probably wrong.

Also it maybe it is that I have not put any thought into Vas collector loading. A little hazy on this too at the moment.

Anyway this version has 3.2mA running through each arm of the diff amp. I increased it to help drive Cdom at higher frequencies and better slew rate(so much for that idea!).

Any thoughts....sorry if I am straying a little off original topic but it is still diff amp discussion;)
 

Attachments

  • yipamp5.JPG
    yipamp5.JPG
    75.2 KB · Views: 105
Ok....on second test with above the problem has gone! Must have been my freq generator doing something weird.

something I did notice that I can't explain (yet) is that the amp works right up to 150kHz at very similar gain. I thought the Cdom= 100pf pole was supposed to roll off the gain after 20K.

Strange, although altogether probable considering my lack of knowledge of HF gain/dominant pole calcs.
 
Status
This old topic is closed. If you want to reopen this topic, contact a moderator using the "Report Post" button.