|
|
|||||||
| Home | Forums | Rules | Articles | Store | Gallery | Blogs | Register | Donations | FAQ | Calendar | Search | Today's Posts | Mark Forums Read | Search |
| Solid State Talk all about solid state amplification. |
|
Please consider donating to help us continue to serve you.
Ads on/off / Custom Title / More PMs / More album space / Advanced printing & mass image saving |
|
![]() |
|
|
Thread Tools | Search this Thread |
|
|
#71 |
|
diyAudio Member
Join Date: Oct 2008
|
How can i see the phase and gain margins using multisim ?the expression i use for open loop gain is vout/(v(+) - v(-)) but which expression i use for the loop gain?
|
|
|
|
|
#72 |
|
diyAudio Member
Join Date: Oct 2008
|
I made the amplifier and listened to it at full power .it sounds nice.there was no matter of instability ,no strange overheating.
But all these have to be confirmed by an oscilloscope which i dont have. If anyone wants to build it ,please use the pcb below that Alex mm sent me. previous pcbs had something missing and Alex mm corrected it. this is the correct one. transistors that i used were: 2sd669a-2sb649a instead of bd139-bd140 2sc5200-2sa1943 for output bc546-bc556 for input 2n5551 as the small tranistor before the VAS (PINS REVERSED TO BC546) my best regards to Alex mm who designed the pcb ,and to all of you that helped me with the schematic . Last edited by maouna; 1st July 2010 at 02:14 PM. |
|
|
|
|
#73 |
|
diyAudio Member
Join Date: Oct 2008
|
these are some updated values of the same schematic.what do you think?
|
|
|
![]() |
| Currently Active Users Viewing This Thread: 1 (0 members and 1 guests) | |
| Thread Tools | Search this Thread |
|
|
|
|
||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| a wonderfull sziklai | sakis | Solid State | 203 | 18th May 2012 11:25 AM |
| Negative Sziklai | timH | Solid State | 17 | 30th July 2007 10:13 PM |
| DC adjustable double-Sziklai Power Diamond Buffer | mtlin12 | Solid State | 22 | 16th July 2005 06:11 AM |
| sziklai-darlington diamond buffer (SDDB) for power output stages | mtlin12 | Solid State | 5 | 1st April 2005 06:55 AM |
| New To Site? | Need Help? |
| Page generated in 0.08516 seconds (72.07% PHP - 27.93% MySQL) with 11 queries |