|
|||||||
| Home | Forums | Rules | Articles | Store | Gallery | Blogs | Register | Donations | FAQ | Calendar | Search | Today's Posts | Mark Forums Read | Search |
|
Please consider donating to help us continue to serve you.
Ads on/off / Custom Title / More PMs / More album space / Advanced printing & mass image saving |
|
![]() |
|
|
Thread Tools | Search this Thread |
|
|
#1 |
|
diyAudio Member
Join Date: Jun 2005
Location: IASI
|
Hi all,
I am not familiar with SG3525 but I noticed that is used in a lot of designs and is quite cheap and easy to find. I want to use it for a 1kW full bridge power supply and I want to avoid AC coupling of transformer due to size and cost of series capacitor(s). The usual choice is to use a current mode control PWM chip like UC3846 where sensed current is directly compared with output signal of Voltage Error Amplifier. The pulse by pulse current limiting is achieved by considering (correct me if I'm wrong) that voltage error signal does not change for two successive "ON" states. My question is: Can average current mode control implementation avoid transformer saturation in a similar manner? (sensed current is integrated, average value beeing considered as constant for two successive commutations ...) See attachment. The internal error amplifier of SG3525 is going to be used as a follower. I'm wainting for your thoughts ... |
|
|
|
#2 |
|
diyAudio Member
Join Date: Apr 2006
Location: Minnesota
|
Given that you are concerned about transformer saturation, you need to use pulse by pulse current limiting. Average mode as you have shown it, is too slow to protect the power switches.
|
|
|
|
#3 |
|
diyAudio Member
Join Date: Apr 2003
Location: NE Ohio
|
I remember the SG3525 being *voltage mode control*, or "VMC", aka "direct duty cycle control". The 3525 is not current mode, neither peak nor average.
Regarding the use of VMC, a series cap is required to balance any volt-second asymmetry and prevent core saturation due to flux staircasing. If the SG3525 is used, a cap is needed. With *peak* current mode control, PCMC, a cap is not needed. In PCMC, the error signal sets the peak current and the duty cycle is indirectly controlled. The inner control loop which sets peak current prevents staircasing. With average CMC, "ACMC", however, the peak of the current waveform can enter saturation, because the inner control loop is forced by the outer loop which controls the voltage, to regulate a specific *average* value of current. Thus, the average could be correct, but the peak enters saturation. Some ACMC control IC chips have a "volt-second" control feature to avoid this condition. If such a feature is not available, then a series cap would be a good safeguard against staircasing. I hope this helps.
__________________
"We wish to reach the moon, not because it is easy, but because it is hard." John F. Kennedy, 1917-1963, US President |
|
|
|
#4 |
|
diyAudio Member
Join Date: Jun 2005
Location: IASI
|
Thank you! both.
It helps me to take a decision.... |
|
|
|
#5 |
|
diyAudio Member
Join Date: May 2007
|
You can still sense current in the same spot and use current mode.
__________________
http://www.switchmodepowersupply.net |
|
|
|
#6 |
|
diyAudio Member
Join Date: Jun 2005
Location: IASI
|
switchmodepower - can you detail a little bit?
|
|
|
|
#7 |
|
diyAudio Member
Join Date: May 2007
|
The schematic you posted is not that much different (as far as complexity) than if you would use the 3846. So I'm not too sure why you are contemplating avg vs peak control.
__________________
http://www.switchmodepowersupply.net |
|
|
|
#8 |
|
diyAudio Member
Join Date: Jun 2005
Location: IASI
|
Sg3525 is a very cheap IC and I can buy dozens at corner street store.
The SG3525 "disadvantage" is that the error signal (output of internal opamp) is compared with oscillator ramp which has nothing to do with circuit conditions (i.e. sensed current). So, as already has ben told, it is a voltage mode control chip. My thought was to include somehow in feedback loop the sensed current information in an attempt to prevent any possible flux imbalance in transformer core. This way I start thinking to conductance control. UC3846 generates the PWM signal by comparing the sensed current ramp with the error signal from opamp output, so it is a current mode control IC. The drawback is that I can't find it at local stores. I have to buy it online and the usual delivery time is round 2-4 weeks . Don't ask me why . The idea behind is to use cheap an easy to find components. Regards, Florin |
|
|
|
#9 |
|
diyAudio Member
Join Date: Jun 2005
Location: IASI
|
Anyway, Claude's explanation is right.
PHP Code:
|
|
|
|
#10 |
|
diyAudio Member
Join Date: Jul 2008
|
I already have made an acm ps 27V/30A with sg and opa. I think that saturation problem is more derived from asymmetry and acmode will correct this. The control is more pulse (slope) than average. I will post sch tomorrow.
|
|
![]() |
| Currently Active Users Viewing This Thread: 1 (0 members and 1 guests) | |
| Thread Tools | Search this Thread |
|
|
|
|
||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| current mode control | classd4sure | Class D | 31 | 1st December 2011 05:50 PM |
| forward regulation of push-pull average current mode control? | zilog | Power Supplies | 9 | 19th January 2009 06:06 AM |
| UC 3846 current mode control IC help | jegandren | Power Supplies | 3 | 1st July 2008 04:41 PM |
| UC3847 current mode control IC doubt on Vref | jegandren | Power Supplies | 2 | 29th February 2008 03:09 AM |
| Current Mode Control And Voltage Mode Control | jegandren | Power Supplies | 4 | 26th February 2008 08:26 AM |
| New To Site? | Need Help? |
| Page generated in 0.12402 seconds (79.59% PHP - 20.41% MySQL) with 11 queries |