Aleph J Schematic

In the preceding schematics there's a blip that shows up in LU1014Ds drain voltage. It occurs when the sine-wave dips across its position on the graph. This blip seems to transfer to the cascode Mosfet. By lowering the setting on VR1 to 36 percent, I was able to lower LU1014Ds drain voltage below the bottom leg of the sine-wave and remove the blip.
 
thorstenlarsen said:
Hi Carpenter !
To lower the current in the dif pair, you just have to put a resistor at the source of the SK 170. By ajusting the resistor value, you can ajust the current in the first leg of the dif pair.
Thorsten Larsen


Thanks Thorsten. It's similar to the power resistors on the right hand side of the amplifier, yes? Each bank has a resistor. I should have realized..... I remember staring at the SK170 and wondering if there should be additional resistance. Excellent.

It's a good feeling to know that the members of this forum look out for one another. :)
 
This one's just for fun (and strickly for my 110 db 1W1M horns)... the power through the LU1014Ds is around 33 watts each (a bit high, wouldn't you say:D ) and drastic means are required to remove the excess heat. I wonder how it would sound?

Pointless? Maybe.

Still, it's a fun exercise.:)
 

Attachments

  • neoshooter 11.png
    neoshooter 11.png
    38.4 KB · Views: 826
Official Court Jester
Joined 2003
Paid Member
carpenter said:
This one's just for fun (and strickly for my 110 db 1W1M horns)... the power through the LU1014Ds is around 33 watts each (a bit high, wouldn't you say:D ) and drastic means are required to remove the excess heat. I wonder how it would sound?

Pointless? Maybe.

Still, it's a fun exercise.:)


that output CCS is rotten :devilr:

remember - biasing of LU is same as for triode , or any little N Jfet ;
 
Official Court Jester
Joined 2003
Paid Member
carpenter said:
I dropped the extra current source, added a cap between LTP and power jfet's gate--to let the jfet bias itself. Lost the sine-wave.


you lost ME there , too :clown:

you can't drop CCS - its working LOAD for output Jfet ;

in fact - which CCS you dropped - additional one ( hangin' on drain of input Jfet) or output CCS ?

gimme that schematic , and somebody will tell you wher eis mistake
 
Zen Mod said:



you lost ME there , too :clown:

you can't drop CCS - its working LOAD for output Jfet ;

in fact - which CCS you dropped - additional one ( hangin' on drain of input Jfet) or output CCS ?

gimme that schematic , and somebody will tell you wher eis mistake


Do you get anything out of that sim? Just curious :clown:

Naah, if you wanna play that game, better optimize the CCs instead.

And for Choky, read your mail!!!


Magura :)
 
Carpenter, you need to ground reference the gate. I don't know why you don't simply read the posts you were linked at; you could avoid all these simple things.

Have fun, Hannes

EDIT: oh and I forgot: maybe you want to read a bit about differential pairs as well? Then you probably don't want to remove its tail current source.