|
|
|||||||
| Home | Forums | Rules | Articles | Store | Gallery | Blogs | Register | Donations | FAQ | Calendar | Search | Today's Posts | Mark Forums Read | Search |
| Digital Source Digital Players and Recorders: CD , SACD , Tape, Memory Card, etc. |
|
Please consider donating to help us continue to serve you.
Ads on/off / Custom Title / More PMs / More album space / Advanced printing & mass image saving |
|
|
|
Thread Tools | Search this Thread |
|
|
#1 |
|
diyAudio Member
Join Date: Nov 2004
Location: Brisbane
|
hi everyone
i'm attempting to add a reclocking circuit to my simple tda1543 dac and i'm having a few problems. i'm using this circuit: http://pc.watch.impress.co.jp/docs/2.../nidac_ah7.jpg its a very simple reclocking circuit, but i'm a newbie so its a start! anyway, i have built the circuit and wired it to to dac BUT i'm getting A LOT of noise and static. music is barely hearable over the noise. i'm using the 74hc4040n from philips and a 11.2896mhz XO thanks for reading! |
|
|
|
|
#2 |
|
diyAudio Member
Join Date: Oct 2003
Location: Central Oregon
|
Looks to me like you are trying to asynchronously reclock S/PDIF input at a fixed clock rate equal to the master clock rate. This will not work because the crystal frequency will not exactly match the rate of the data stream, it's only close. Close is not good enough. Also, there seems to be an error in your schematic.
The only way that asynchronous reclocker will work is if the fixed-clock frequency is higher, such as an upsampler chip, and there must be logic to add the new data sample points to the data stream. The clock that you are using is not synchronous with the data stream, so it cannot be used to clock the stream. This will not work even if there is a large data "FIFO" added to store the data. Eventually, there will be a data overrun or underrun and data will be lost, resulting in pops and dropouts. Steve N. Empirical Audio Manufacturer
__________________
The very best in computer audio |
|
|
|
|
#3 |
|
diyAudio Member
Join Date: Nov 2004
Location: Brisbane
|
thanks for the reply
the schematic i posted is similar to what Doede Douma uses in his DDDAC, so i guess that the circuit should work. http://pc.watch.impress.co.jp/docs/2.../nishikawa.htm http://www.dddac.de/ i just had a look over the the circuit of my CS8141 and i noticed that SEL (pin16) and M0 (pin23) is grounded (which means set to LOW, please correct me if i'm wrong, trying to learn all this stuff could this be the cause of all the noise and static that i'm hearing? i will work on this later when i get home. i will lift pin16 and pin23 off ground and connect them to the 5V line. |
|
|
|
|
#4 |
|
diyAudio Member
Join Date: Nov 2004
Location: Brisbane
|
one more observation...
in one of Deode's schematics it says to use Q1 and Q7 of the 74HC4040 to obtain the 2.8224mhz and 44.1khz, respectively. but then in another one of his schematics it says to use Q2 and Q8. which is the correct one? |
|
|
|
|
#5 |
|
diyAudio Member
Join Date: Oct 2003
Location: Central Oregon
|
The I2S outputs from the CS8412 must be high-impedance state for this to work properly, otherwise the CS8412 is driving the ripple-counter 4040 outputs and there wil be contention.
BTW - I still stand by my conclusion. This is a non-deterministic design. The data being clocked into the D/A chip cannot be predicted because the clock from the 4040 is not synchronous with the CS8412 data stream. Sometimes it will be the correct data that gets clocked into the D/A chip and other times it will not. It may also go metastable inside the D/A chip and not resolve properly. It can take several clock cycles to resolve properly. This is what happens when you clock data into a flip-flop without meeting the specified setup and hold times. The TDA1545A for instance, requires 12nsec minimum data set-up time and 2nsec minimum hold time, and that is with a synchronous clock. Steve N. Empirical Audio EE with 30 years digital design experience
__________________
The very best in computer audio |
|
|
|
|
#6 |
|
diyAudio Member
Join Date: Nov 2004
Location: Brisbane
|
thanks for the reply Steve!
it will take me a bit of time to absorb all the info you have posted! but thank you for helping me out. do you have any recommendations for a method or diy kit that i could try play around with for reclocking? |
|
|
|
|
#8 |
|
diyAudio Member
Join Date: Nov 2004
Location: Brisbane
|
thanks for the link Fin!
i know steve told me the circuit would produce pops and clicks, but i tried it anyway (no harm done). so i have the music playing now and there is no loud static or noise but there are those little pops and clicks in the background. so how does Doede pull it off in his dac? |
|
|
|
|
#9 |
|
diyAudio Member
Join Date: Dec 2003
Location: -
|
Ignoring the pops and clicks (if you can) - how does it sound?
Where in Brisbane are you?
__________________
Regards Fin |
|
|
|
|
#10 |
|
diyAudio Member
Join Date: Nov 2004
Location: Brisbane
|
it sounds quite good actually.
not sure if it's placebo or not, but everything sounds more detailed and open, there is a bit more '3D-ness' as well. |
|
|
| Currently Active Users Viewing This Thread: 1 (0 members and 1 guests) | |
| Thread Tools | Search this Thread |
|
|
|
|
||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| Decoder output: how jittery, worth reclocking? And "double" reclocking | hollowman | Digital Source | 0 | 17th July 2009 01:39 PM |
| What type of board to use for this reclocking circuit? | riotubes | Parts | 5 | 27th August 2007 10:39 PM |
| Reclocking IC | Bem-bem | Digital Source | 1 | 16th July 2007 08:11 AM |
| Reclocking | diyman | Digital Source | 1 | 17th November 2006 01:03 AM |
| reclocking circuit | ackcheng | Digital Source | 12 | 4th March 2005 04:51 PM |
| New To Site? | Need Help? |
| Page generated in 0.11192 seconds (78.70% PHP - 21.30% MySQL) with 10 queries |