|
|
|||||||
| Home | Forums | Rules | Articles | Store | Gallery | Blogs | Register | Donations | FAQ | Calendar | Search | Today's Posts | Mark Forums Read | Search |
| Digital Source Digital Players and Recorders: CD , SACD , Tape, Memory Card, etc. |
|
Please consider donating to help us continue to serve you.
Ads on/off / Custom Title / More PMs / More album space / Advanced printing & mass image saving |
|
|
|
Thread Tools | Search this Thread |
|
|
#1 |
|
diyAudio Member
|
... or must it be continually clocked in order to maintain the correct output?
If you send it a pair of values, and then stop all the input clocks, will it just hold the same output value forever? |
|
|
|
#2 |
|
Banned
Join Date: Mar 2003
Location: .
|
Why don't you read the datasheet? Nobody here can answer your question because nobody here reads datasheets.
|
|
|
|
#3 |
|
diyAudio Member
|
I did read the datasheet. And after reading it, I didn't have a clear answer to my question. So I thought I would try to find someone who understood it better than I do.
|
|
|
|
#4 |
|
diyAudio Member
Join Date: May 2006
|
Hi pixpop,
When I am not mistaken, the TDA1543 holds the clocked-in sample value when the input clock is stopped. The value is latched in the output latch on the first rising edge of the clock signal, after WS has gone low. So when data is serially clocked-in and latched after WS has gone low. Stopping the clock now, the TDA1543 will hold the output value as it is stored in the output latch. In turn the output latch controls the bit switches to select the desired output current |
|
|
|
#5 | |
|
Banned
Join Date: Mar 2003
Location: .
|
Quote:
At the time WS goes low, the LSB of the current sample has not been latched and it won't be latched until the next rising BCK. The datasheet is not clear on exactly when the data is transferred to the output latch but it is unlikely to be at the exact moment the LSB is latched and it certainly can't happen before that. More likely, the data is transferred to the output latch on the second BCK after the falling WS. We can assume the TDA1543 is static because there is no mention of minimum clock frequencies, only maximums. On the other hand, there is no mention of stop-clock operation. With any stop-clock implementation, all minimum setup and hold times must be met before the clocks resume. |
|
|
| Currently Active Users Viewing This Thread: 1 (0 members and 1 guests) | |
| Thread Tools | Search this Thread |
|
|
|
|
||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| CDP-X3000ES operate without digital filter ? | Bernhard | Digital Source | 0 | 4th September 2007 04:26 PM |
| what is the highest temperature for the BJT's to operate safelly | sparkle | Solid State | 63 | 5th September 2006 03:52 PM |
| Any power stage could operate upto 6MHz? are there?? | banana | Class D | 47 | 13th July 2006 04:52 PM |
| Is it possible for Aleph to operate in class a/b or b mode? | audionut | Pass Labs | 1 | 8th March 2006 06:07 PM |
| New To Site? | Need Help? |
| Page generated in 0.07802 seconds (74.56% PHP - 25.44% MySQL) with 10 queries |