PECL in Re-Clocking circuits - diyAudio
Go Back   Home > Forums > Source & Line > Digital Source

Digital Source Digital Players and Recorders: CD , SACD , Tape, Memory Card, etc.

Please consider donating to help us continue to serve you.

Ads on/off / Custom Title / More PMs / More album space / Advanced printing & mass image saving
Reply
 
Thread Tools Search this Thread
Old 13th November 2002, 12:08 PM   #1
KKM is offline KKM
diyAudio Member
 
Join Date: Nov 2002
Location: Russia
Default PECL in Re-Clocking circuits

Hi guys!

I'm first time here and would like to ask about subj. My current DAC project is based on the back (from DAC to transport) syncronization design. I plan to use the TCXO (512x) as master clock generator, 74ACT74 as divider by 2 for getting the 256x freq., 74ACT153 as clock source mux, DCD328A as clock distribution driver, 74ACT74 as final re-clocking triggers. But... thinking about PECL devices for clocking from gen. to DAC. Advantages: independing from PS fluctuation, less jitter per gate, less EMI radiation.
Disadvantages: cost (about $100 for On Semiconductor devices), tarnslation from PECL to TLL/CMOS for DAC inputs.
I've found the information (On Semiconductor, AN1672) that MC100ELT21 PECL/TTL tarnslator has jitter typically 500pS. Wow! I hope to gen much less jitter value in my design
Has anybody an expirience with PECL devices as applied to re-clocking task? Are there any real advantages of PECL over ACT for clocking?

Thank you in advance for any answers.

Sergey.
__________________
Sergey
  Reply With Quote
Old 13th November 2002, 03:12 PM   #2
Banned
 
Join Date: Dec 2001
Location: Zamboanga, City of Flowers, Mindanao
Send a message via Yahoo to Elso Kwak
Wink Reclocking

Hi KKM,
It can be done much more simple with asynchronous reclocking. just see this thread.
http://www.diyaudio.com/forums/showt...3672#post13672
  Reply With Quote
Old 13th November 2002, 03:58 PM   #3
diyAudio Retiree
 
Join Date: Oct 2002
Location: Spain or the pueblo of Los Angeles
Default PECL and ACT

Use of logic families with edge rates faster than needed by the design is asking for signal integrity headaches, more RFI in the circuit, and compromized sonics.

AC logic does not sound good for digtal audio. The fast edge rates
and ringing make demands on power supply decoupling and signal line termination that are tricky for even an experienced logic designer with a solid signal integrity background. AC logic was such a headache for digital designers that the IC industry
ended up designing a new class of logic after it's introduction fix the problems that AC logic created.
http://www.toshiba.com/taec/componen...de/PD_cmos.pdf
http://www.toshiba.com/taec/cgi-bin/...CategoryID=126
http://www.nalanda.nitc.ac.in/indust...b/scaa034b.pdf
http://www.nalanda.nitc.ac.in/indust...b/scla013b.pdf
I have found HC to sound better that AC for digital audio as have many others. for more on signal integrity:
http://www.sigcon.com

Been there done that,
Fred
  Reply With Quote
Old 14th November 2002, 07:26 AM   #4
KKM is offline KKM
diyAudio Member
 
Join Date: Nov 2002
Location: Russia
Default Re: ACT vs PECL

Hi ELSO!

I know your design as well as your oscs.
I find the synchronized design is rather then async, but more complicated. My CD player has the sync input (384x), so just needed to add a DAC

Fred,

I understand your poit of view on the AC logic. Replacing the ACT tp HCT is just soldering task , but if I want to try the PECL, I need to be sure that it's a real advantage. May be I'll route the two independent clock paths for CMOS and PECL for finding the better result. I'm a little bit in theme about high speed logic , so tricks are not a sicret for me. By the way, the CMOS are more demand to power supply then ECL, if we want to get the better jitter. What the jitter walue you think acceptable at the input of DAC chip? And, how much jitter value will be degrade on the clock path? I'm talking about the multibit DAC.

Regards,
Sergey.
  Reply With Quote
Old 14th November 2002, 10:11 AM   #5
mirlo is offline mirlo  United States
diyAudio Member
 
Join Date: Jul 2002
Location: San Diego
Quote:
jitter typically 500pS
Yeccch.

Understandable, though. ECL-to-TTL or -CMOS level converters are a bitch to design. They have to have voltage gain of at least 10 yet maintain reasonably short propagation delay.
  Reply With Quote

Reply


Hide this!Advertise here!
Thread Tools Search this Thread
Search this Thread:

Advanced Search

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are Off
Pingbacks are Off
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
Connecting Virtual Ground Circuits with True Ground circuits?? Minion Solid State 1 12th February 2007 02:28 AM
Research on tubes and circuits simple circuits Cazcotty Tubes / Valves 6 16th June 2006 01:50 PM
85 powersupply circuits 58 charge circuits gev Power Supplies 0 31st July 2005 12:27 PM
Question for Guido or Kuei on power supply caps in re-clocking circuits georgehifi Digital Source 1 24th April 2005 10:09 AM
clocking the dac kozak Digital Source 0 25th May 2004 01:27 AM


New To Site? Need Help?

All times are GMT. The time now is 09:11 PM.


vBulletin Optimisation provided by vB Optimise (Pro) - vBulletin Mods & Addons Copyright © 2014 DragonByte Technologies Ltd.
Copyright 1999-2014 diyAudio

Content Relevant URLs by vBSEO 3.3.2