|
|
|||||||
| Home | Forums | Rules | Articles | Store | Gallery | Blogs | Register | Donations | FAQ | Calendar | Search | Today's Posts | Mark Forums Read | Search |
| Digital Source Digital Players and Recorders: CD , SACD , Tape, Memory Card, etc. |
|
Please consider donating to help us continue to serve you.
Ads on/off / Custom Title / More PMs / More album space / Advanced printing & mass image saving |
|
|
|
Thread Tools | Search this Thread |
|
|
#1 |
|
diyAudio Member
Join Date: Dec 2002
Location: Bulgaria, Sofia
|
Hello, dear all,
while I'm drinking my coffe I'm thinking about how to make clock generation 256Fs from 384 Fs or 512 Fs from 768Fs etc. I suppose I should use a PLL, but do not know which one exactly - I would like something simple. I need 384Fs because : most DF give higher BitClock to Word Clock ratio with 384Fs - DF170x series, which are the only aviable ones. They are for my ultimate design with 2 AD1862s I have got for 5 years now. I just want to make something usefull, although never repeateble, with them. - 384 Fs is the necessary Sync if synchronisation to the CD is to be used I need 256Fs because: Some SR converters will need it /AD 1896, AD 1892/ to work properly. Iwant to design a DAC that can be suitable for most of equipment, not CD-only PLL1705 may do the job from single 27MHz, but the 384Fs jitter won't be quite low /50pS/ What to do? |
|
|
|
|
#2 |
|
diyAudio Member
Join Date: Dec 2002
Location: Bulgaria, Sofia
|
So now I'm going to ask a friend for a PLD for this function
|
|
|
|
|
#3 |
|
diyAudio Member
Join Date: Dec 2002
Location: Bulgaria, Sofia
|
Isn't there any suitable PLL??
|
|
|
|
|
#4 | |
|
diyAudio Member
Join Date: Oct 2001
Location: .
|
Quote:
http://www.analog.com/en/prod/0,,770...DF4001,00.html http://www.analog.com/en/prod/0,,770...9850%2C00.html |
|
|
|
|
|
#5 |
|
diyAudio Member
Join Date: Apr 2004
Location: Halifax, NS, Canada
|
For the lowest jitter possible, a PLL/VCXO combination is the way to go.
My usual "recipe" for these projects is a National LMX2306 or Analog ADF4116 PLL, a VCXO, a well-designed loop filter (google for "Dean's Book") and a PIC12C508A to blast configuration data into the PLL on startup. I've also used a MC145151 PLL in the past for this, the N and R counters on these are programmed via pin strapping which means you won't need to program a microcontroller. They've got a voltage output PFD though, which complicates loop filter design a little. |
|
|
|
|
#6 |
|
diyAudio Member
Join Date: Dec 2003
Location: Montreal
|
384fs is 16.??MHz ?
I hope I will not have to use all of this to put DEM on my 1541A. My CDP controller works off 384fs I think.
__________________
Antoine http://dmsaudio.ca/ |
|
|
|
|
#7 |
|
diyAudio Member
Join Date: Dec 2002
Location: Bulgaria, Sofia
|
Thanks for your suggestions,
I need low jitter only on 384Fs /16.9344MHz/ The jitter of the 256 Fs is not a problem, as it will be used for a few things. I'm not clear about the overall design, though, it will be very hard one....... I'm thinking for a 4-layer PCB as well and a suitable DF |
|
|
| Currently Active Users Viewing This Thread: 1 (0 members and 1 guests) | |
| Thread Tools | Search this Thread |
|
|
|
|
||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| Looking for 384fs capable SPDIF receiver | Johnix | Digital Source | 9 | 6th October 2005 06:51 PM |
| New To Site? | Need Help? |
| Page generated in 0.08426 seconds (75.36% PHP - 24.64% MySQL) with 10 queries |