|
|||||||
| Home | Forums | Rules | Articles | Store | Gallery | Blogs | Register | Donations | FAQ | Calendar | Search | Today's Posts | Mark Forums Read | Search |
| Digital Source Digital Players and Recorders: CD , SACD , Tape, Memory Card, etc. |
|
Please consider donating to help us continue to serve you.
Ads on/off / Custom Title / More PMs / More album space / Advanced printing & mass image saving |
|
![]() |
|
|
Thread Tools | Search this Thread |
|
|
#1 |
|
diyAudio Member
Join Date: Apr 2002
Location: Munich
|
Hi,
basic idea is to average the width of n pulses. For n = 10: A clock is fed into 10 decimal counters which will stop at x = 1, 2, 3,4,5,6,7,8,9,10. Each counters output x is used to gate the signal of the original clock to n another decimal ring counters, 10 stage each. So that after power up the gated ring counters will start counting one after another. Each output stage nr. 10 of those ring counters are fed together to a 10 input and gate. This recovers the original clock signal. __________________________________________________ ___ First ring counter starts counting on x = 1 and outputs a 1 after 10 clock cycles. Second ring counter starts counting one cycle later on x = 2 and also outputs a 1 after 10 clock cycles. Third ring counter starts counting on x = 3 and outputs a 1 after 10 clock cycles. ..... Tenth ring counter starts counting on x = 10 and outputs a 1 after 10 clock cycles. So each counter is delayed n cycles for n = 1 to 10. Hope this is understandable. if, over a periode of 10 cycles of the original clock there is a difference fom cycle to cycle, those differendes will be averaged. Question is, if this counter and gate locics intoduce more jitter than they will reduce... ...anyway I dont believe in jitter ![]() What will be improved theoretically is the width between the leading edges of the pulses. |
|
|
|
|
#2 |
|
diyAudio Member
Join Date: Oct 2001
Location: .
|
Bernard, do the names Heath Robinson and Rube Goldberg mean anything to you?
|
|
|
|
|
#3 | |
|
diyAudio Member
Join Date: Apr 2002
Location: Munich
|
Quote:
No. Did you mean Robinson Cruseo & Whoopy Goldberg ? |
|
|
|
|
|
#4 |
|
diyAudio Member
Join Date: Oct 2001
Location: .
|
|
|
|
|
|
#5 |
|
diyAudio Member
|
|
|
|
|
|
#6 | |
|
Banned
Join Date: Feb 2002
Location: As far from the NOSsers as possible
|
Quote:
And if you don't believe in it, then you don't understand some of its root causes. So, rock on, dude....................it is your $. Jocko |
|
|
|
|
|
#7 | |
|
diyAudio Member
Join Date: Apr 2002
Location: Munich
|
Quote:
Not if jitter is audible. I dont believe in it because I have built Kwak clock and could not hear / measure any difference. So, obviously you have no answer... why then post ??? |
|
|
|
|
|
#8 |
|
Banned
Join Date: Feb 2002
Location: As far from the NOSsers as possible
|
You may not want to hear it.
If you could not hear a difference, good or bad, with Elso's thingie, then it leads one to believe that you will not hear a difference with anything. Even if it has tons of gates in the clock generation circuitry. If you could not measure a difference, then you need better test equipment. You can build your own, as I have done, to make the phase noise plots that I have posted. Not everyone has access to the fancy stuff that Signoro Tent has at work. Lucky sod.......... Jocko |
|
|
![]() |
| Thread Tools | Search this Thread |
|
|
Similar Threads
|
||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| 16.9344MHz LOW JITTER CLOCK KIT... | bleachershane | Digital Line Level | 146 | 4th July 2010 02:17 PM |
| low jitter clock help needed | atcgreg | Digital Line Level | 10 | 9th June 2009 07:58 AM |
| Clock Jitter Cleaners | coloradosound | Digital Line Level | 47 | 7th November 2008 02:54 PM |
| Clock in RME AD/DA 1nS Jitter! | fmak | Digital Source | 7 | 31st May 2004 08:45 PM |
| New To Site? | Need Help? |