|
|||||||
| Home | Forums | Rules | Articles | Store | Gallery | Blogs | Register | Donations | FAQ | Calendar | Search | Today's Posts | Mark Forums Read | Search |
| Digital Source Digital Players and Recorders: CD , SACD , Tape, Memory Card, etc. |
|
Please consider donating to help us continue to serve you.
Ads on/off / Custom Title / More PMs / More album space / Advanced printing & mass image saving |
|
|
|
Thread Tools | Search this Thread |
|
|
#11 |
|
diyAudio Member
Join Date: Jul 2001
Location: The Netherlands
|
Sorry, but it won't compile nor execute on my system (MS VC++ 6.0) ...... can you make a 'robuste' executable that for sure will run.. I am sincerely curious what you made...
Regards, Thijs |
|
|
|
|
#12 | |
|
diyAudio Member
Join Date: May 2003
Location: Norway
|
Quote:
However the jitter-spectrum will change and have a strong low-frequency component, while for the 100MHz clock the jitter is almost entirely random. The spreadsheet shows this very well, nice work Ulas! |
|
|
|
|
|
#13 | |
|
Banned
Join Date: Mar 2003
Location: .
|
Quote:
|
|
|
|
|
|
#14 | |
|
Previously: Kuei Yang Wang
Join Date: Nov 2002
Location: Somewhere nice on planet earth
|
Konnichiwa,
Quote:
Also, on topic, having the worst clock difference I have ever seen documented (5000ppm) results in 800 dropped samples per minute or 13 Samples per second. On many CD's your CD-Players error correction will have "interpolated" (read ballsed up) more samples than that. To go further, yes, asyncronous re-clocking with a non-integer multiple clock of sample frequency introduces significant levels of jitter, however their spectrum and distribution will be much different from that of the source jitter, one might argue that the source jitter is "randomised" by such asyncronous re-clocking. I would see little difficulty from asyncronous reclocking at integer multiples of the sample rate, the dropped samples should be relatively unproblematic, sonically. Using other frequency clocks will clearly have an audible effect, exactly what will depend upon the resulting jitter spectrum, something which squares with the experiences of Kosonoki San who is the first source of async reclocking using non integer multiples of the sample frequency. Your spreadsheet certainly has given me something to think. External clocking of the CS8412/14 and re-clocking before the DAC are quite easy and we don't drop enough samples to make it worrysome. Also, the spreadsheet has other interesting uses. It tells us that for the biggest difference between source and nominal clock we need to buffer around 62k Samples and have another 62k samples to spare to make sure that a 80minute CD does not over or underflow a memory buffer. In other words, 3 seconds worth of samples or 8MB worth of memory needs to be fitted to buffer a full CD, on the assumption that we use the receipt of "digital silence" as a "reset" signal that re-aligns the buffer to 1/2 full by either stuffing digital silences or omiting them in the buffer. Now 128MB PC Memory DIMM Modules cost next to nothing, how about a little project to make a CS8412/14 receiver plus buffer using a simple cheap 128MB DIM. We don't need to address the whole Memory Space, if we use 44100 X 64 Bit X 6 Seconds as initial delay we would fill up 16MB of the buffer and then have to keep another 16MB as overflow space, the rest can be used by a PIC as it's memory? Or are there affordable and fast PIC's that have > 32MB on board Memory to handle the buffer job? Then follow up with a reclocker for the data lines (to eiminate jitter from the PIC) and generate your word and system clcok directly of a X-Tal, switchable for 32/44.1/48KHz sample rates (derivation for 64/88.2/96 et al should then be easy). Sayonara |
|
|
|
|
|
#15 |
|
diyAudio Member
Join Date: Jun 2002
Location: Serbia
|
I was curious and took OJG’s jittertest.wav file (thanks OJG) to check the jitter of my Marantz CD63SE, Kusunoki style DAC and TDA1514A non-o/s DAC with Elso Kwak’s ASR-3. The results confirm that the reclocked DAC has far highest jitter. Sixteen bit resolution of the used soundboard was the limiting factor here but many things were still showed nicely. The CD63’s sidebands were hardly visible in the noise floor which was about 110dB below the signal’s peak (IIRC Hi-Fi Choice has measured about 550ps jitter). My Kusunoki style DAC showed a few visible peaks (Stereophile has measured 1.47ns for 47Lab’s Progression DAC). The TDA1541A DAC with ASR-3 was notably worst. I could compute this (or upload the graphs somewhere if someone is interested) but it is roughly close to the expected more than 10ns (ASR-3 runs at about 60MHz, not 100MHz).
So, with this testing I could finish the story about the asynchronous reclocking (as well as the Philips’s DACs) and start to look around for some better solutions for my digital source. The only problem with ASR is the fact it sounds excellent (yes Peter, I saw what you wrote in the other thread Pedja |
|
|
|
|
#16 | |
|
diyAudio Member
|
Quote:
As a side not, after my first implementation of Elso's asynchronous reclocking, I also thought that I'm getting improvement, I even said that in some older posts and mentioned what changes (for better) I was getting. But since then, my musical taste changed somewhat (as my amplification and speakers), and I'm looking for different things when listening to music now. In both comparisons (Kusunoki style reclocking and Elso's asynchronous on all three lines, compared to not reclocked digital signal), I don't see anything to be gained, quite opposite, the sound becomes more digital and less analog (when reclocking, to be specific). |
|
|
|
|
|
#17 | |
|
Banned
Join Date: Mar 2003
Location: .
|
Quote:
|
|
|
|
|
|
#18 | |
|
diyAudio Member
Join Date: Jun 2002
Location: Serbia
|
Quote:
As far as I can remember at this moment (it is almost morning here), when I reclocked the SCK line the main thing was that the sound become more liquid, putting the flip-flops on the other two lines (at once) improved the dynamics. I should cut the traces on the PCB or unsolder the flip-flops to take step back so I did not do that (I consider step back always a highly revealing thing), but having always the small (not reclocked) Kusunoki DAC as some orienting point (it made me sober a few times), I can say for sure the sound of my TDA1541A is now notably better than that. It was not thus when I compared them while TDA1541A was not reclocked – common base I/V stage contributed to this too, but ASR’s participation was not negligible. Pedja |
|
|
|
|
|
#19 |
|
diyAudio Member
|
Hi Pedja,
If I understand this correctly, reclocking improved in your case TDA1541 chip, but you did not mention anything about reclocking TDA1543. As Elso commented, with different chips he got different results and some reacted better for reclocking that others (AD1865 vs TDA1543 which was not so much improved by reclocking, IIRC). I will try reclocking with TDA1541 as well. I just don't like it with the 1543 chip. |
|
|
|
|
#20 |
|
diyAudio Member
Join Date: Jun 2002
Location: Serbia
|
Hi Peter,
I did not try reclocker in the TDA1543 DAC. Will report somewhere about it when/if I try it (certainly not in the next few months, busy with some other stuff). Pedja |
|
|
| Currently Active Users Viewing This Thread: 1 (0 members and 1 guests) | |
| Thread Tools | Search this Thread |
|
|
|
|
||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| Decoder output: how jittery, worth reclocking? And "double" reclocking | hollowman | Digital Source | 0 | 17th July 2009 02:39 PM |
| asynchronous reclocking and low jitter clocks | ash_dac | Digital Source | 3 | 8th February 2005 10:22 AM |
| Asynchronous reclocking problem | Andypairo | Digital Source | 11 | 23rd December 2003 10:46 AM |
| Asynchronous Clocking | weinstro | Digital Source | 0 | 12th June 2003 06:31 PM |
| First attempt at asynchronous reclocking | Oli | Digital Source | 2 | 25th May 2003 01:38 AM |
| New To Site? | Need Help? |
| Page generated in 0.14305 seconds (84.81% PHP - 15.19% MySQL) with 11 queries |