|
|||||||
| Home | Forums | Rules | Articles | Store | Gallery | Blogs | Register | Donations | FAQ | Calendar | Search | Today's Posts | Mark Forums Read | Search |
| Digital Source Digital Players and Recorders: CD , SACD , Tape, Memory Card, etc. |
|
Please consider donating to help us continue to serve you.
Ads on/off / Custom Title / More PMs / More album space / Advanced printing & mass image saving |
|
![]() |
|
|
Thread Tools | Search this Thread |
|
|
#1 |
|
diyAudio Member
|
Hi,
I plan to build a DAC with my own design. This dac is build around TI chips : PLL1705 + DIR1703 + SCR4192 + PCM1730 The PLL1705 generate the PLL clock for the DAC stage at 22.8792MHz. In this case the receiver (DIR1703) is configurated in 512.fs and the SCR4192 in 128.fs to provide a 176.4 oversampling. The DAC PCM1730 has the same working mode as the output of the SCR4192. The dac schematic is to big to be directly displayed on this page but you can view it with this following link: DAC schematic This plan represent only the DAC board, the I/V stage is not designed for the moment. I'm still working on it. I'm not sure this DAC design is bugfree, I hope you can help me to make it so. Alex |
|
|
|
#2 |
|
diyAudio Member
Join Date: Nov 2003
Location: Stockholm
|
Alex,
I'm designing a DAC around almost the same components as you and i'm thrilled to see that the schematics looks pretty much exactly as mine (only thing is that mine are still on a piece of paper:-). I kind of lost myself in the power supply, voltage regulator and I/V stage which is some scary stuff for a electronics layman like me (i'm really into ebedded software), not to mention to figure out the outrageously complex PCB CAD my employer was kind enough to let me use on my free time. Anyway, I choose to toss in the PLL1705 since I am planning to upsamle from 44.1 to 96kHz (i want to be able to hook in a DSP later on which only accepts 96KHz) and therefore need two clocks. Have you concidererd loosing the PLL1705, hooking up the crystal to the DIR1703 instead and let it drive the SRC4192/PCM1730 to 176.4kHz? Henrik |
|
|
|
#3 |
|
diyAudio Member
|
Hi kirneH,
I choose the PLL1705 because it provide a good clock source and it’s easier and cheaper to by a 27Mhz crystal that a 11.2896MHz one. But an other solution is to use the DIR1701 instead of the DIR1703 because it use the same source clock ( 12Mhz ) for all input signal. In first, I had designed an other DAC with two clocks with an upsampling from 44.1 to 192. But some people told me that 2 clocks are not a good idea because this can increase jitter effect. old DAC shematic Alex |
|
|
|
#4 |
|
diyAudio Member
Join Date: Jun 2004
Location: France
|
up !!
|
|
![]() |
| Currently Active Users Viewing This Thread: 1 (0 members and 1 guests) | |
| Thread Tools | Search this Thread |
|
|
Similar Threads
|
||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| Collated Design Criteria/dimensions for Ariel ML-TL Design | talsius | Full Range | 1 | 13th October 2011 05:28 AM |
| Wilson Watt Puppy Clone Design - Design Review Please | soundengine355 | Multi-Way | 8 | 15th August 2008 02:07 PM |
| 4th order bandpass, wheel well design :) (design inside) | TWOJZ | Car Audio | 28 | 13th January 2008 02:56 PM |
| New To Site? | Need Help? |
| Page generated in 0.07783 seconds (70.03% PHP - 29.97% MySQL) with 10 queries |