About the SRC4192

Status
This old topic is closed. If you want to reopen this topic, contact a moderator using the "Report Post" button.
Looks like the data goes un-touched in the bypass mode:
BYPASS MODE
The SRC4192 and SRC4193 include a bypass function, which routes the input port data directly to the output port, bypassing the ASRC function. Bypass mode may be invoked by forcing the BYPAS input (pin 9) high for either the SRC4192 or SRC4193. For the SRC4193, the bypass mode may also be accessed using the BYPAS bit in Control Register 1. For normal ASRC operation, the BYPAS pin and control bit should be set to 0. No dithering is applied to the output data in bypass mode, and the digital attenuation and mute functions are also unavailable.
 
Last edited:
The clock will be the one from the SPDIF receiver, recuperated from the SPDIF stream.
The DAC will be OS or NO-NOS based on the DAC configuration, the SRC doesn't do nothing to that.
If the DAC has an 8x OS mode for 44.1/48kHz, then it will be OS. It might have an 4x mode for 88.1/92kHz and a 2x mode for 192khz... or it might be 1x for all the above - it's all depends of the DAC.
 
Status
This old topic is closed. If you want to reopen this topic, contact a moderator using the "Report Post" button.